-
3
-
-
0003567872
-
-
Boston, Kluwer Academic
-
R. K. Brayton, G.D. Hachtel, C.T. McMullen, A. Singiovanni-Vincentelli, "Logic Minimization Algorithms for VLSI Synthesis", Boston, Kluwer Academic, 1984.
-
(1984)
Logic Minimization Algorithms for VLSI Synthesis
-
-
Brayton, R.K.1
Hachtel, G.D.2
McMullen, C.T.3
Singiovanni-Vincentelli, A.4
-
4
-
-
0025792936
-
Absolute Minimization of Completely Specified Switching Functions
-
January
-
E. Hong, S. Muroga, "Absolute Minimization of Completely Specified Switching Functions", IEEE trans. Computers, vol. 40, no 11, pp 53-65, January, 1991.
-
(1991)
IEEE trans. Computers
, vol.40
, Issue.11
, pp. 53-65
-
-
Hong, E.1
Muroga, S.2
-
5
-
-
0026106385
-
Minimization Algorithms for Multiple-Valued Programmable Logic Arrays
-
P. R. Tirumalai, J. T. Butler, "Minimization Algorithms for Multiple-Valued Programmable Logic Arrays", IEEE Trans. Comp, vol.40, no:2, pp: 167-178, 1991.
-
(1991)
IEEE Trans. Comp
, vol.40
, Issue.2
, pp. 167-178
-
-
Tirumalai, P.R.1
Butler, J.T.2
-
6
-
-
0027593749
-
A Simplification Algorithm for Exclusive OR-Sum-of Products Expressions for Multiple-Valued- Input Two- Valued Output Functions
-
May
-
T. Sasao, "A Simplification Algorithm for Exclusive OR-Sum-of Products Expressions for Multiple-Valued- Input Two- Valued Output Functions", IEEE Trans. Computer Aided Design, vol. 12, no5, pp.621-632, May, 1993.
-
(1993)
IEEE Trans. Computer Aided Design
, vol.12
, Issue.NO5
, pp. 621-632
-
-
Sasao, T.1
-
7
-
-
0034512970
-
OBDD Minimization Based on Two-Level Representation of Boolean Functions
-
December
-
Y.L. Wu, H. Fan, M. Marek-Sadowska, C.K. Wong, "OBDD Minimization Based on Two-Level Representation of Boolean Functions", IEEE trans. Computers, vol. 49, no 12, pp 1371-1379, December, 2000.
-
(2000)
IEEE trans. Computers
, vol.49
, Issue.12
, pp. 1371-1379
-
-
Wu, Y.L.1
Fan, H.2
Marek-Sadowska, M.3
Wong, C.K.4
-
8
-
-
0024108355
-
An Algorithm for Identifying and Selecting The PI's of a Multiple-Output Boolean Function
-
November
-
Sharon R. Perkins, Tom Rhyne, "An Algorithm for Identifying and Selecting The PI's of a Multiple-Output Boolean Function", IEEE Trans. Computer Aided Design, vol. 7, no 11, pp.1215-1218, November 1988.
-
(1988)
IEEE Trans. Computer Aided Design
, vol.7
, Issue.11
, pp. 1215-1218
-
-
Sharon, R.1
Perkins, T.R.2
-
9
-
-
0024739587
-
An Algorithm for Multiple Output Minimization
-
September
-
B. Gurunath, Nripendra N. Biswas, "An Algorithm for Multiple Output Minimization", IEEE Trans. Computer Aided Design, Vol. 8, no 9, September 1989.
-
(1989)
IEEE Trans. Computer Aided Design
, vol.8
, Issue.9
-
-
Gurunath, B.1
Nripendra, N.2
Biswas3
-
10
-
-
0043092192
-
-
A. Mishchenco, T. Sasao, Large-scale SOP minimization using decomposition and functional properties, IEEE CNF, Design Automation Conference, 2003. Proceedings, 2-6 June 2003, Pages: 149-154.
-
A. Mishchenco, T. Sasao, "Large-scale SOP minimization using decomposition and functional properties", IEEE CNF, Design Automation Conference, 2003. Proceedings, 2-6 June 2003, Pages: 149-154.
-
-
-
-
11
-
-
46149087331
-
-
P. Fisher, J. Hlavicka, H. Kubatova, FC-Min: A Fast Multi-Output Minimizer, IEEE CNF, Digital System Design, 2003. Proceedings, Euromicro Symposium on, 1-6 Sept. 2003, Pages:451-454.
-
P. Fisher, J. Hlavicka, H. Kubatova, "FC-Min: "A Fast Multi-Output Minimizer", IEEE CNF, Digital System Design, 2003. Proceedings, Euromicro Symposium on, 1-6 Sept. 2003, Pages:451-454.
-
-
-
-
12
-
-
0024031894
-
Multilevel Logic Minimization Using Implicit Don't Cares
-
June pp
-
K.A. Bartlett, R.K. Brayton, G. D. Hachtel, R. M. Jacoby, C. R. Morrison, R. L. Rudell, A. Sangiovanni-Vincentelli, Albert R. Wang, "Multilevel Logic Minimization Using Implicit Don't Cares", IEEE Trans. Computer Aided Design, vol. 7, no 6, June pp. 723-740, 1988.
-
(1988)
IEEE Trans. Computer Aided Design
, vol.7
, Issue.6
, pp. 723-740
-
-
Bartlett, K.A.1
Brayton, R.K.2
Hachtel, G.D.3
Jacoby, R.M.4
Morrison, C.R.5
Rudell, R.L.6
Sangiovanni-Vincentelli, A.7
Albert, R.8
Wang9
-
13
-
-
0027701643
-
Two-Level Minimization of Multivalued Functions with Large Offsets
-
November
-
A. A. Malik, R. K. Brayton, A. R. Newton, A. Singiovanni-Vincentelli, "Two-Level Minimization of Multivalued Functions with Large Offsets", IEEE Trans. Comput., vol. 42, no 11, pp. 1325-1342, November 1993.
-
(1993)
IEEE Trans. Comput
, vol.42
, Issue.11
, pp. 1325-1342
-
-
Malik, A.A.1
Brayton, R.K.2
Newton, A.R.3
Singiovanni-Vincentelli, A.4
-
14
-
-
0035439685
-
Worst and Best Irredundant Sum-of-Product Expressions
-
September
-
T. Sasao, J.T. Butler, "Worst and Best Irredundant Sum-of-Product Expressions", IEEE Trans. Comput., vol. 50, no 9, pp. 935-947, September 2001.
-
(2001)
IEEE Trans. Comput
, vol.50
, Issue.9
, pp. 935-947
-
-
Sasao, T.1
Butler, J.T.2
-
16
-
-
0035734260
-
The Minimum Equivalent DNF Problem and Shortest Implicants
-
Ch. Umans, "The Minimum Equivalent DNF Problem and Shortest Implicants", Journal of Computer and System Sciences, 63 (2001), pp. 597-611.
-
(2001)
Journal of Computer and System Sciences
, vol.63
, pp. 597-611
-
-
Umans, C.1
-
18
-
-
0026136713
-
Reduced Offsets for Minimization of Binary-Valued Functions
-
April
-
A. A. Malik, R. K. Brayton, A. R. Newton, A. Singiovanni-Vincentelli, "Reduced Offsets for Minimization of Binary-Valued Functions", IEEE Trans. Comput., vol. 10, no 4, pp. 413-426, April 1991.
-
(1991)
IEEE Trans. Comput
, vol.10
, Issue.4
, pp. 413-426
-
-
Malik, A.A.1
Brayton, R.K.2
Newton, A.R.3
Singiovanni-Vincentelli, A.4
-
19
-
-
33744764298
-
Complexity of Two-Level Logic Minimization
-
July
-
C. Umans, T.Villa and A. Singiovanni-Vincentelli, "Complexity of Two-Level Logic Minimization", IEEE Trans. Comput. Aided Design of Integrated Circuits and Systems, vol. 25, no 7, pp. 1230-1246, July 2006.
-
(2006)
IEEE Trans. Comput. Aided Design of Integrated Circuits and Systems
, vol.25
, Issue.7
, pp. 1230-1246
-
-
Umans, C.1
Villa, T.2
Singiovanni-Vincentelli, A.3
|