Simplification of single-output Boolean functions by exact direct cover algorithm based on cube algebra

EUROCON 2007 - The International Conference on Computer as a Tool

Volumn , Issue , 2007, Pages 427-431

  Başçiftçi, Fatih ^a  

^a SELCUK UNIVERSITY   (Turkey)

Author keywords

Cube algebra; Direct cover principle; Logic simplification; Prime implicant

Indexed keywords

ALGEBRA; ALGORITHMS; BENCHMARKING; BOOLEAN ALGEBRA; FUNCTION EVALUATION; HEURISTIC ALGORITHMS; HEURISTIC METHODS; HEURISTIC PROGRAMMING; KETONES; STANDARDS;

(+ MOD 2N) OPERATION; (MIN ,MAX ,+) FUNCTIONS; COVER ALGORITHM (CA); ESSENTIAL PRIME IMPLICANT; EXACT RESULTS; INTERNATIONAL CONFERENCES; MCNC BENCHMARKS; MINIMIZATION ALGORITHMS; MINIMIZATION METHODS; MINTERM; PRACTICAL APPLICATIONS; PRIME IMPLICANTS;

BOOLEAN FUNCTIONS;

EID: 46149093464     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURCON.2007.4400394     Document Type: Conference Paper

References (20)

1. T. Sasao, J.T. Butler, "Worst and Best Irredundant Sum-of-Product Expressions", IEEE Trans. Comput., vol. 50, no 9, pp. 935-947, September 2001.
2. A. Mishchenco, T. Sasao, "Large-scale SOP minimization using decomposition and functional properties", IEEE CNF, Design Automation Conference, 2003.Proceedings, 2-6 June 2003, Pages: 149-154.
3. Coudert O., 1994, Two-Level Logic Minimization: an overview. Integration, the VLSI Journal, 17-2, pp. 97-140, October.
4. nd ed. Boston, 1978.
5. R. K. Brayton, G.D. Hachtel, C.T. McMullen, A. Singiovanni-Vincentelli, "Logic Minimization Algorithms for VLSI Synthesis", Boston, Kluwer Academic, 1984.
6. E. Hong, S. Muroga, "Absolute Minimization of Completely Specified Switching Functions", IEEE trans. Computers, vol. 40, no 11, pp 53 -65, January, 1991.
7. P. R. Tirumalai, J. T. Butler, "Minimization Algorithms for Multiple-Valued Programmable Logic Arrays", IEEE Trans. Comp, vol.40, no:2, pp:167-178, 1991.
8. T. Sasao, "A Simplification Algorithm for Exclusive OR-Sum-of Products Expressions for Multiple-Valued- Input Two- Valued - Output Functions", IEEE Trans. Computer Aided Design, vol. 12, no5, pp.621-632, May, 1993.
9. Sharon R. Perkins, Tom Rhyne, "An Algorithm for Identifying and Selecting The PI's of a Multiple-Output Boolean Function", IEEE Trans. Computer Aided Design, vol. 7, no 11, pp. 1215-1218, November 1988.
10. B. Gurunath, Nripendra N. Biswas, "An Algorithm for Multiple Output Minimization", IEEE Trans. Computer Aided Design, Vol. 8, no 9, September 1989.
11. A. Mishchenco, T. Sasao, "Large-scale SOP minimization using decomposition and functional properties", IEEE CNF, Design Automation Conference, 2003. Proceedings, 2-6 June 2003, Pages: 149-154.
12. P. Fisher, J. Hlavicka, H. Kubatova, "FC-Min: "A Fast Multi-Output Minimizer", IEEE CNF, Digital System Design, 2003. Proceedings, Euromicro Symposium on, 1-6 Sept. 2003, Pages:451-454.
13. R. E. Miller, "Switching Theory", Vol. 1. New York: Wiley, 1965.
14. S. Kahramanli, F. Başçiftçi, "Boolean Functions Simplification Algorithm Of O(n) Complexity", Mathematical & Computational Applications, Volume 8 Numbers 1-3 2003, pages:271-278. ISSN:1300-686X
15. McGeer P., Sanghavi J, Brayton, R.K., Sangiovanni-Vincentelli, 1993, ESPRESSO - SIGNATURE: A New Exact Minimizr for Logic Functions. IEEE Transactions on VLSI, Vol. 1, No. 4, pp. 432-440.
16. Novruz M. Allahverdi, Sirzad S. Kahramanli, Kayhan Erciyes, "A Fault Tolerant Rou5ting Algorithm Based On Cube Algebra For Hypercube Systems", Journal of Systems Architecture 46, 2000, pages 201-205.
17. E.M. Nadjafov, S.S. Kahramanli, "On the Synthesis of Multiple Output Switching Scheme", Scientific notes of Azerbaijan Institute of Petroleum and Chemistry, Baku, Azerbaijan, Vol. IX, No 3 (1973) 458473.
18. S. Kahramanli, S. Güneş, S. Şahan, F. Başçiftçi, "A New Method Based on Cube Algebra for The Simplification of Logic Functions", The Arabian Journal For Science and Engineering Volume 32, Number 1B, April 2007, pages: 1-14.
19. A. A. Malik, R. K. Brayton, A. R. Newton, A. Singiovanni-Vincentelli, "Reduced Offsets for Minimization of Binary-Valued Functions", IEEE Trans. Comput., vol. 10, no 4, pp. 413-426, April 1991.
20. C. Umans, T.Villa and A. Singiovanni-Vincentelli, "Complexity of Two-Level Logic Minimization", IEEE Trans. Comput. Aided Design of Integrated Circuits and Systems, vol. 25, no 7, pp. 1230-1246, July 2006.