Direct measurements of propagation delay of single-flux-quantum circuits by time-to-digital converters

IEICE Electronics Express

Volumn 5, Issue 9, 2008, Pages 332-337

  Nakamiya, Kazunori ^a   Yoshikawa, Nobuyuki ^a   Fujimaki, Akira ^b   Terai, Hirotaka ^c   Hashimoto, Yoshihito ^d  

^a YOKOHAMA NATIONAL UNIVERSITY   (Japan)

^b NAGOYA UNIVERSITY   (Japan)

^c NATIONAL INSTITUTE OF INFORMATION AND COMMUNICATIONS TECHNOLOGY   (Japan)

^d SUPERCONDUCTIVITY RESEARCH LABORATORY   (Japan)

Author keywords

Josephson junctions; Propagation delay; SFQ circuits; Superconducting devices; Superconducting integrated circuits; TDC

Indexed keywords

CIRCUIT SIMULATION; CRACK PROPAGATION; CROSSBAR EQUIPMENT; DIGITAL ARITHMETIC; DIGITAL CIRCUITS; ELECTROMAGNETISM; LOGIC DEVICES; MAGNETISM; MEASUREMENTS; NETWORKS (CIRCUITS); PASSIVE NETWORKS; SQUIDS;

CELL LIBRARIES; DIRECT MEASUREMENTS; JOSEPHSON JUNCTION (JJ); PARASITIC INDUCTANCES; PICO SECONDS; PICOSECOND RESOLUTION; PROPAGATION DELAYS; SHUNT RESISTORS; SIMULATION RESULTS; SINGLE FLUX QUANTUM (SFQ) CIRCUITS; SINGLE-FLUX QUANTUM (SFQ) LOGIC; TIME-TO-DIGITAL CONVERTER (TDC);

DELAY CIRCUITS;

EID: 45449108287     PISSN: None     EISSN: 13492543     Source Type: Journal    
DOI: 10.1587/elex.5.332     Document Type: Article

References (9)

1. K. K. Likharev and V. K. Semenov, "RSFQ Logic/Family: A New Josephson-Junction Technology for Sub-Terahertz-Clock-Frequency Digital Systems," IEEE Trans. Appl. Supercond., vol. 1, pp. 3-28, March 1991.
2. Y. Yamanashi, M. Tanaka, A. Akimoto, H. Park,Y. Kamiya, N. Irie, N. Yoshikawa, A. Fujimaki, H. Terai, and Y. Hashimoto, "Design and Implementation of a Pipelined Bit-Serial SFQ Microprocessor, CORE 1β," IEEE Trans. Appl. Supercond., vol. 17, pp. 474-477, June 2007.
3. Y. Hashimoto, S. Nagasawa, T. Satoh, K. Hinode, H. Suzuki, T. Miyazaki, M. Hidaka, N. Yoshikawa, H. Terai, and A. Fujimaki, "Superconductive Single-Flux-Quantum Circuit/System Technology and 40 Gb/s Switch System Demonstration," Technical Digest, 2008 IEEE International Solid-State Circuit Conference (ISSCC2008). San Francisco, pp. 532-533. Feb. 3-7, 2008.
4. H. Hayakawa, N. Yoshikawa, S. Yorozu, and A. Fujimaki, "Superconducting Digital Electronics," Proceedings of the IEEE, vol. 92, pp. 1549-1563, Oct. 2004.
5. Iwasaki, M. Tanaka, N. Trie, A. Fujimaki, N. Yoshikawa, H. Terai, and S. Yorozu, "Quantitative evaluation of delay time in the single-flux-quantum circuits," Physica C, vol. 463-465, pp. 1068-1071, Oct. 2007.
6. T. Nishigai, M. Ito. N. Yoshikawa, A. Fujimaki, H. Terai, and S. Yorozu. "Design and implementation of double cscillator time-to-digital converter using SFQ logic circuits." Physica C, vol. 426-431, pp. 1699-1703, 2005.
7. N. Nakamiya, T. Nishigai, N. Yoshikawa, A. Fujimaki, H. Terai, and S. Yorozu, "Improvement of Time Resolution of the Double-Oscillator Time-to-Digital Converter using SFQ Circuits," Physica C, vol. 463-465, pp. 1088-1091, April 2007.
8. S. Yorozu, Y. Kameda. H. Terai, A. Fujimaki, T. Yamada, and S. Tahara, "A Single Flux Quantum standard logic cell library," Physica C. vol. 378-381. pp. 1471-1474, 2002.
9. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps 9.5 mW Josephson 4-kbit RAM operated at a high bit yield," IEEE Trans. Appl. Supercond., vol. 5, pp. 2447-2452, 1995.