-
2
-
-
84942250391
-
The central guardian approach to enforce fault isolation in the time-triggered architecture
-
Pisa, Italy, April
-
G. Bauer, H. Kopetz, and W. Steiner, "The Central Guardian Approach to Enforce Fault Isolation in the Time-Triggered Architecture," in Proceedings of the Sixth IEEE International Symposium on Autonomous Decentralized Systems (ISADS'03), Pisa, Italy, April 2003, pp. 37-44.
-
(2003)
Proceedings of the Sixth IEEE International Symposium on Autonomous Decentralized Systems (ISADS'03)
, pp. 37-44
-
-
Bauer, G.1
Kopetz, H.2
Steiner, W.3
-
3
-
-
84949194089
-
Slightly-off-specification failures in the time-triggered architecture
-
Cannes, France, October
-
A. Ademaj, "Slightly-Off-Specification Failures in the Time-Triggered Architecture", in Proceedings of the Seventh IEEE International Workshop on High Level Design Validation and Test (HLDVT'02), Cannes, France, October 2002, pp 7-12.
-
(2002)
Proceedings of the Seventh IEEE International Workshop on High Level Design Validation and Test (HLDVT'02)
, pp. 7-12
-
-
Ademaj, A.1
-
4
-
-
84862429637
-
-
Model Checking at Carnegie Mellon University http://www-2. cs.cmu.edu/~modelcheck/
-
-
-
-
6
-
-
84976699318
-
The byzantine generals problem
-
L. Lamport, R. Shostak, M. Pease, "The Byzantine Generals Problem," in ACM Transactions on Programming Languages and Systems, vol. 4 no. 3, pp. 382-401, 1982.
-
(1982)
ACM Transactions on Programming Languages and Systems
, vol.4
, Issue.3
, pp. 382-401
-
-
Lamport, L.1
Shostak, R.2
Pease, M.3
-
7
-
-
1542348516
-
Evaluation of fault handling of the time-triggered architecture with bus and star topology
-
San Francisco, California, June
-
A. Ademaj, H. Sivencrona, G. Bauer, J. Torin, "Evaluation of Fault Handling of the Time-Triggered Architecture with Bus and Star Topology," in Proceedingsofthe 2003 IEEE International Conference on Dependable Systems and Networks (DSN'03), San Francisco, California, June 2003, pp. 123-132.
-
(2003)
Proceedingsofthe 2003 IEEE International Conference on Dependable Systems and Networks (DSN'03)
, pp. 123-132
-
-
Ademaj, A.1
Sivencrona, H.2
Bauer, G.3
Torin, J.4
-
8
-
-
84988985992
-
Formal verification for time-triggered clock synchronization
-
H. Pfeifer, D. Schwier, and F. v. Henke, "Formal Verification for Time-Triggered Clock Synchronization," In Proceedings of Seventh IFIP International Working Conference on Dependable Computing for Critical Applications, pp. 207-226, 1999.
-
(1999)
Proceedings of Seventh IFIP International Working Conference on Dependable Computing for Critical Applications
, pp. 207-226
-
-
Pfeifer, H.1
Schwier, D.2
Henke, F.V.3
-
9
-
-
0033336111
-
Systematic formal verification for fault-tolerant time-triggered algorithms
-
J. Rushby, "Systematic Formal Verification for Fault-Tolerant Time-Triggered Algorithms" IEEE Transactions on Software Engineering, vol. 25, no. 5,pp. 651-660, 1999.
-
(1999)
IEEE Transactions on Software Engineering
, vol.25
, Issue.5
, pp. 651-660
-
-
Rushby, J.1
-
10
-
-
0005809103
-
Formal verification of the TTP group membership algorithm
-
Pisa, Italy, October
-
H. Pfeifer, "Formal Verification of the TTP Group Membership Algorithm". In IFIP TC6/WG6.1 International Conference on Formal Description Techniques for Distributed Systems and Communication protocols and Protocol Specification, Testing and Verification, FORTE/PSTV 2000, Pisa, Italy, October 2000, pp. 3-18.
-
(2000)
IFIP TC6/WG6.1 International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols and Protocol Specification, Testing and Verification, FORTE/PSTV 2000
, pp. 3-18
-
-
Pfeifer, H.1
-
11
-
-
0035557313
-
Assumption coverage under different failure modes in the time-triggered architecture
-
Antibes - Juan les Pins, France, October
-
G. Bauer, H. Kopetz and P. Puschner, "Assumption Coverage under Different Failure Modes in the Time-Triggered Architecture", In Proceedings 7th IEEE International Conference on Emerging Technologies and Factory Automation, Antibes - Juan les Pins, France, October 2001, pp. 333-341.
-
(2001)
Proceedings 7th IEEE International Conference on Emerging Technologies and Factory Automation
, pp. 333-341
-
-
Bauer, G.1
Kopetz, H.2
Puschner, P.3
|