Distributed arithmetic radix-2 butterflies for FPGA

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 1, Issue , 2001, Pages 521-524

  Sansaloni, T ^a   Perez Pascual A ^a   Valls, J ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED ARITHMETIC; RADIX 2;

FILTER BANKS;

EID: 4544302061     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. N. Weste and D J. Skellern, "VLSI for OFDM," IEEE Communications Magazine, pp. 127-131, October 1998.
2. L. Mintzer, "FIR Filters with FPGAs," Journal of VLSI Signal Processing, pp. 119-127, 1993.
3. G. Goslin, "A guide to using FPGA for Application-Specific Digital Signal Processing Performance," Xilinx Inc. 1995.
4. D. Kumar and K.K. Parhi, "Performance Trade-off of DCT Architectures in Xilinx FPGAs," Proc. of 1999 Asilomar Conf. on Signals, Systems and Computers, Pacific Grove, CA, Oct. 24-27, 1999.
5. S.A. White, "A simple FFT Butterfly Arithmetic Unit," IEEE Transactions on Circuits and Systems, Vol. 28, No. 4, pp. 352-355, April 1981.
6. L. Mintzer, "Large FFT's in a single FPGA," Proc. of International Conference on Signal Processing Applications and Technology, ICSPAT'96, 1996.
7. S.K. Nag, H.K. Verma, "An Efficient Parallel design of FFTs in FPGAs", Proc. of International Conference on Signal Processing Applications and Technology, ICSPAT'98, 1998.
8. The Programmable Logic Data Book, Xilinx 2000.