Pipelining of parallel multiplexer loops and decision feedback equalizers

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn 5, Issue , 2004, Pages

  Parhi, Keshab K ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION TIME; ITERATION BOUND; MULTIPLEXER LOOPS; PARALLEL MULTIPLEXERS;

ALGORITHMS; ARRAYS; COMPARATOR CIRCUITS; COMPUTATIONAL METHODS; ITERATIVE METHODS; MULTIPLEXING; PROBLEM SOLVING; THROUGHPUT;

DECISION FEEDBACK EQUALIZERS;

EID: 4544239088     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. S. Kasturia and J. H. Winters, "Techniques for high-speed implementation of nonlinear cancellation," IEEE J. Select. Areas Commun., vol. 9, no. 5, pp. 711-717, June 1991.
2. K. K. Parhi, "Pipelining in algorithms with quantizer loops," IEEE Trans. on Circuits and Systems, vol. 37, no. 7, pp. 745-754, July 1991.
3. K. K. Parhi, VLSI Digital Signal Processing System Design and Implementation, John Wiley & Son, Inc., New York, 1999.
4. K. K. Parhi and D. G. Messerschmitt, "Concurrent cellular VLSI adaptive filter architectures," IEEE Trans. Circuits Syst., vol. CAS-34, pp. 1141-1151, Oct. 1987.
5. K. K. Parhi and D. G. Messerschmitt, "Pipeline interleaving and parallelism in recursive digital filters, Part I and Part II," IEEE Trans. Acoust., Speech, Signal Processing, pp. 1099-1135, July 1989.
6. G. Fettweis and H. Meyr, "Parallel Viterbi algorithm implementation: Breaking the ACS-bottleneck," IEEE Trans. Commun., vol. 37, pp. 785-790, Aug. 1989.
7. P. J. Black and T. H. Meng, "A 140-Mb/s, 32-state, radix-4 Viterbi decoder," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1877-1885, Dec. 1992.
8. H. D. Lin and D. G. Messerschmitt, "Improving the iteration bound of finite state machines," in Proc. Int. Symp. Circuits and Systems, pp. 1328-1331, May 1989.
9. K. K. Parhi, "Look-ahead in dynamic programming and quantizer loops," in Proc. IEEE Int. Symp. Circuits and Systems, pp. 1382-1387, May 1989.
10. K. K. Parhi, "Low-energy CSMT carry generators and binary adders," IEEE Trans. on VLSI Syst., vol. 7, no. 4, pp. 450-462, Dec. 1999.
11. C. Leiserson, F. Rose, and J. Saxe, "Optimizing synchronous circuitry by retiming," in Third Caltech Conference on VLSI, pp. 87-116, 1983.