A 4GHz Fractional-N synthesizer for IEEE 802.11a

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue CIRCUITS SYMP., 2004, Pages 46-49

  Chien, Hung Ming ^a   Lin, Tsung Hsien ^a   Ibrahim, Brima ^a   Zhang, Lijun ^a   Rofougaran, Maryam ^a   Rofougaran, Ahmadreza ^a   Kaiser, William J ^b  

^a BROADCOM CORPORATION   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

802.11a and charge pump; Fractional; MMD; Synthesizer

Indexed keywords

BUILDING BLOCKS; CHARGE PUMP; FRACTIONAL; IEEE 802.11A; MULTI-MODUS DIVIDER (MMD); SYNTHESIZERS;

ACOUSTIC NOISE; BANDWIDTH; CMOS INTEGRATED CIRCUITS; ERROR ANALYSIS; FREQUENCIES; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

NETWORKS (CIRCUITS);

EID: 4544227920     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. A. Behzad, L. Lin, Z.M. Shi, S. Anand, K. Carter, M. Kappes, E. Lin, T. Nguyen, D. Yuan, S. Wu, Y.C. Wong, V. Fong, A. Rofougaran, "Direct-Conversion CMOS Transceiver with Automatic Frequency Control for 802.11a Wireless LANs," ISSCC Digest of Technical Papers, pp. 356-357, Feb. 2003.
2. B. Miller and B. Conley, "A Multiple Modulator Fractional Divider," IEEE Transactions on Instrumentation and Measurement, pp. 578-583, June 1991.
3. Thomas H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, pp. 459, New York: Cambridge University Press, 1998.
4. Norman M. Filiol, Thomas A. D. Riley, Calvin Plett, Miles A. Copeland, "An Agile ISM Band Frequency Synthesizer with Built-In GMSK Data Modulation", IEEE Journal of Solid-State Circuits, vol. 33, no. 7, pp. 998-1008, Jul. 1998.
5. M. Perrott, L. T. Tewksbury III, C. Sodini, "A 27-mW CMOS Fractional-N Synthesizer Using Digital Compensation for 2.5-Mb/s GFSK Modulation", IEEE Journal of Solid-State Circuits, vol. 32, no. 12, Dec 1997.
6. T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-Sigma Modulation in Fractional-N Frequency Synthesis," IEEE J. Solid-State Circuits, vol. 28, pp. 553-559, May 1993.
7. W. Rhee, B. Song, A. Ali, "A 1.1GHz CMOS Fractional-N Frequency Synthesizer with a 3-b Third-Order Δ∼ Modulator", IEEE Journal of Solid-State Circuits, vol. 35, no. 10, Oct. 2000.
8. S. Willingham, M. Perrott, B. Setterberg, A. Grzegorek, B. McFarland, "An Integrated 2.5GHz Δ∼ Frequency Synthesizer with 5us Settling and 2Mb/s Closed Loop Modulation", 2000 IEEE ISSCC Digest of Technical Papers, pp. 200-201, Feb. 2000.