Effectiveness of a high speed context switching method using register bank

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E81-A, Issue 12, 1998, Pages 2661-2667

  Ito, Jun Ichi ^a   Nakano, Takumi ^b   Takeuchl, Yoshinori ^b   Imai, Masaharu ^a  

^a OSAKA UNIVERSITY   (Japan)

^b TOYOTA NATIONAL COLLEGE OF TECHNOLOGY   (Japan)

Author keywords

Context switching; Context switching module (CSM); Hard real time system; Hardware OS; Real time OS; Register bank

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER OPERATING SYSTEMS; RANDOM ACCESS STORAGE; SHIFT REGISTERS;

CONTEXT SWITCHING MODULE (CSM); HARD REAL TIME SYSTEMS; REGISTER BANKS;

REAL TIME SYSTEMS;

EID: 0032317587     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (11)

1. A. Agarwal, B-H. Lin, D. Kranz, and J. Kubiatowicz, "APRIL: A processor architecture for multiprocessing," Proc. 17th Ann. International Symposium on Computer Architecture, pp. 104-114, 1990.
2. M. Takahashi, Y. Yamada, E. Kaneko, S. Yoshioka, and H. Tago, "A high performance 32-bit microcontroller for realtime applications," IEICE Trans., vol.E74, no.11, pp.3766-3774, Nov. 1991.
3. H. Guo and S. Paramewaran, "Unrolling loops with indeterminate loop counts in system level pipelines," Proc. Asia and South Pacific Design Automation Conference 1998, IEEE, pp.99-104, Feb. 1998.
4. A. Sudarsanam, S. Liao, and S. Devadas, "Analysis and evaluation of address arithmetic capabilities in custom DSP architectures," Proc. Design Automation Conference, IEEE, pp.287-292, June 1997.
5. S.T. Fu, D.F. Zucker, and M.J. Flynn, "Memory hierarchy synthesis of a multimedia embedded processor," Computer Design: VLSI in Computer & Processor, IEEE Computer Society Press, pp.176-184, Oct. 1996.
6. T. Nakano, U. Andy, M. Itabashi, A. Shiomi, and M. Imai, "VLSI implementation and evaluation of a real-time operating system," IEICE Trans., vol.J78-D-I, no.8, pp.679-686, Aug. 1995.
7. T. Nakano, U. Andy, M. Itabashi, A. Shiomi, and M. Imai, "Hardware implementation of a real-time operating system," Proc. 12th TRON Project International Symposium, IEEE Computer Society Press, pp.34-42, Nov. 1995.
8. J.L. Hennessy and D.A. Patterson, "Computer Architecture: A Quantitative Approach Second Edition," Morgan Kaufmann Publishers, Inc., 1996.
9. "IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993," IEEE, 1994.
10. T. Watanabe, R. Fujita, K. Yanagisawa, H, Tanaka, K. Ayukawa, M. Soga, Y. Tanaka, Y. Sugie, and Y. Nakagome, "A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip," IEEE J. Solid-State Circuits, vol.32, no.5, pp.635-641, May 1997.
11. SEMATECH, "EDA Industry Standards Road-map -1996," 1996.