Visual image processing RAM for fast 2-D data location search

ESSCIRC 2007 - Proceedings of the 33rd European Solid-State Circuits Conference

Volumn , Issue , 2007, Pages 324-327

  Kim, Joo Young ^a   Kim, Donghyun ^a   Lee, Seungjin ^a   Kim, Kwanho ^a   Jeon, Seonghyun ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER GRAPHICS; DATA STORAGE EQUIPMENT; DIGITAL IMAGE STORAGE; FUZZY LOGIC; IMAGE PROCESSING; IMAGING SYSTEMS; IMAGING TECHNIQUES; MICROPROCESSOR CHIPS; OBJECT RECOGNITION; OPTICAL DATA PROCESSING; RANDOM ACCESS STORAGE;

(E ,3E) PROCESS; DATA LOCATION; DATA READ; EUROPEAN; LOCAL MAXIMUM; MEMORY BANKS; PEAK PERFORMANCE; SINGLE CYCLES; SOLID-STATE CIRCUITS CONFERENCE; VISUAL IMAGE PROCESSING;

DATA PROCESSING;

EID: 44849100688     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2007.4430309     Document Type: Conference Paper

References (10)

1. Wolfgang Raab, Nico Bruels, Ulrich Hachmann, Jens Harnisch, Ulrich Ramacher, Christian Sauer and Axel Techmer, "A 100-GOPS programmable processor for vehicle vision systems," IEEE Design & Test of Computers, Vol. 20, Issue 1, pp. 8-15, Jan.-Feb. 2003
2. Juan Nieto, Jose Guivant, Eduardo Nebot, "Real time data association for FastSLAM," Proceedings of IEEE International Conference on Robotics and Automation, Vol. 1, pp. 412-418, Sept. 2003
3. Yuichi Hori, Kenji Shimizu, Yutaka Nakamura and Tadahiro Kuroda, "A Real-Time Multi Face Detection Technique Using Positive-Negative Lines-of-Face Template," Proceedings of International Conference on Pattern Recognition, Vol. 1, pp. 765 - 768, Aug. 2004
4. Hideyuki Noda, et el., "The Design and Implementation of the Massively Parallel Processor Based on the Matrix Architecture," IEEE Journal of Solid-State Circuits, Vol. 42, Issue 1, pp. 183 - 192, Jan. 2007
5. David G. Lowe, "Object Recognition from Local Scale-Invariant Features," IEEE International Confernce on Computer Vision, Sept. 1999, pp. 1150-1157
6. D. G. Elliott, et al., "Computational RAM: a memory-SIMD hybrid and its application to DSP," IEEE Custom Integrated Circuits Conference, May 1992, pp. 30.6.1-30.6.4.
7. D. Patterson, et al., "Intelligent RAM (IRAM): chips that remember and compute," IEEE International Solid-State Circuits Conference, Feb. 1997, pp. 224-225
8. N. Yamashita, et al., "A 3.84 GIPS integrated memory array processor with 64-processing elements and 2Mb SRAM," IEEE Journal of Solid-State Circuits, Vol. 29, Issue 11, Nov. 1994, pp.1336-1343.
9. Shun-Wen Cheng, "A High-Speed Magnitude Comparator With Small Transistor Count," IEEE Proceedings of International Conference on Electronics, Circuits and Systems, Vol. 3, Dec. 2003, pp. 1168-1171
10. Donghyun Kim, Kwanho Kim, Joo-Young Kim, Seung-Jin Lee, and Hoi-Jun Yoo, "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC," unpublished.