메뉴 건너뛰기




Volumn 1, Issue , 2002, Pages 243-246

A fast 0.25um CMOS current-mode front-end stage for solid state detector interfaces

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; CURRENT MODE; CURRENT-MODE CIRCUIT; DIFFERENTIAL OUTPUT; DYNAMIC RANGE; HIGH SPEED; LOW-POWER CONSUMPTION; POWER CONSUMPTION; SOLID STATE DETECTORS;

EID: 4444367796     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2002.1045379     Document Type: Conference Paper
Times cited : (4)

References (4)
  • 1
    • 0027618092 scopus 로고
    • ICON, A current mode preamplifier in CMOS technology for use with high rate particle detectors
    • Jun.
    • F. Anghinolfi et al., "ICON, A Current Mode Preamplifier in CMOS Technology for use with High Rate Particle Detectors", IEEE Transactions on Nuclear Science, vol. 40, No. 3, pp. 271-274, Jun. 1993.
    • (1993) IEEE Transactions on Nuclear Science , vol.40 , Issue.3 , pp. 271-274
    • Anghinolfi, F.1
  • 2
    • 11944272136 scopus 로고    scopus 로고
    • An ultra fast current amplifier with active feedback loop
    • Jun.
    • N. Haralabidis and K. Misiakos, "An Ultra Fast Current Amplifier with Active Feedback Loop", IEEE Transactions on Nuclear Science, vol. 44, No. 3, pp. 370-373, Jun. 1997.
    • (1997) IEEE Transactions on Nuclear Science , vol.44 , Issue.3 , pp. 370-373
    • Haralabidis, N.1    Misiakos, K.2
  • 3
    • 0035017998 scopus 로고    scopus 로고
    • CARIOCA - 0.25μm CMOS fast binary front-end for sensor interface using a novel current-mode feedback technique
    • D. Moraes et al., "CARIOCA - 0.25μm CMOS Fast Binary Front-End for Sensor Interface using a Novel Current-Mode Feedback Technique", Proc. of the IEEE ISCAS 2001, pp. 1360-1363.
    • (2001) Proc. of the IEEE ISCAS , pp. 1360-1363
    • Moraes, D.1
  • 4
    • 17944387744 scopus 로고    scopus 로고
    • Layout techniques to enhance the radiation tolerance of standard CMOS technologies demonstrated on a pixel detector readout chip
    • W. Snoeys et al., "Layout techniques to enhance the radiation tolerance of standard CMOS technologies demonstrated on a pixel detector readout chip", Nucl. Instr. and Meth. A 439, pp. 349-360, 2000.
    • (2000) Nucl.Instr. and Meth. A , vol.439 , pp. 349-360
    • Snoeys, W.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.