메뉴 건너뛰기




Volumn , Issue , 2004, Pages 614-617

Divide-and-concatenate: An architecture level optimization technique for universal hash functions

Author keywords

Design; Experimentation; Performance

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; DIGITAL ARITHMETIC; NETWORK PROTOCOLS; OPTIMIZATION; PACKET NETWORKS; PROBABILITY;

EID: 4444311813     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996733     Document Type: Conference Paper
Times cited : (5)

References (11)
  • 2
    • 84942522751 scopus 로고    scopus 로고
    • MMH: Software message authentication in the Gbit/second rates
    • S. Halevi, and H. Krawczyk, "MMH: Software message authentication in the Gbit/second rates," Workshop on Fast Software Encryption, pp. 172-189, 1997.
    • (1997) Workshop on Fast Software Encryption , pp. 172-189
    • Halevi, S.1    Krawczyk, H.2
  • 3
    • 4444379951 scopus 로고    scopus 로고
    • The Truncated Multi-Modular Hash Function (TMMH)
    • D. A. McGrew, "The Truncated Multi-Modular Hash Function (TMMH)," IETF Internet Draft, 2001. http://www.mindspring.com/~dmcgrew/draft-mcgrew-saag-tmmh-01.txt
    • (2001) IETF Internet Draft
    • McGrew, D.A.1
  • 5
    • 84862407793 scopus 로고    scopus 로고
    • http://www.cs.ucdavis.edu/~rogaway/umac/perf00bis.html
  • 9
    • 0035425820 scopus 로고    scopus 로고
    • An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists
    • A. J. Elbirt, W. Yip, B. Chetwynd, and C. Paar, "An FPGA-Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists," IEEE Trans on VLSI Systems, 9(4), pp. 545-557, 2001.
    • (2001) IEEE Trans on VLSI Systems , vol.9 , Issue.4 , pp. 545-557
    • Elbirt, A.J.1    Yip, W.2    Chetwynd, B.3    Paar, C.4
  • 11
    • 0026925486 scopus 로고
    • A 54×54-b regularly structured tree multiplier
    • G. Goto et al., "A 54×54-b Regularly Structured Tree Multiplier," IEEE J. Solid-State Circuits, vol. 27, no. 9, pp.1229-1236, 1992.
    • (1992) IEEE J. Solid-State Circuits , vol.27 , Issue.9 , pp. 1229-1236
    • Goto, G.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.