-
1
-
-
4444377270
-
A system-level energy minimization approach using datapath width optimization
-
Huntington Beach, CA, August
-
Y. Cao and H. Yasuura. A system-level energy minimization approach using datapath width optimization. In International Symposium on Low Power Electronics and Design, pages 895-903, Huntington Beach, CA, August 2001.
-
(2001)
International Symposium on Low Power Electronics and Design
, pp. 895-903
-
-
Cao, Y.1
Yasuura, H.2
-
2
-
-
0035424364
-
Combined word-length optimization and high-level synthesis of digital signal processing systems
-
August
-
K. Kum and W. Sung. Combined word-length optimization and high-level synthesis of digital signal processing systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(8):921-930, August 2001.
-
(2001)
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
, vol.20
, Issue.8
, pp. 921-930
-
-
Kum, K.1
Sung, W.2
-
3
-
-
0043136554
-
Determining appropriate precisions for signals in fixed-point IIR filters
-
Anaheim, CA, June 2-6
-
J. Carletta, R. Veillette, F. Krach, and Z. Fang. Determining appropriate precisions for signals in fixed-point IIR filters. In Design Automation Conference. pages 656-661, Anaheim, CA, June 2-6 2003.
-
(2003)
Design Automation Conference
, pp. 656-661
-
-
Carletta, J.1
Veillette, R.2
Krach, F.3
Fang, Z.4
-
4
-
-
0346778796
-
Moment-based power estimation in very deep submicron technologies
-
San Jose, CA, November 9-12
-
A. Garcia-Ortiz, L. Kabulepa, T. Murgan, and M. Glesner. Moment-based power estimation in very deep submicron technologies. In International Conference on Computer Aided Design, San Jose, CA, November 9-12 2003.
-
(2003)
International Conference on Computer Aided Design
-
-
Garcia-Ortiz, A.1
Kabulepa, L.2
Murgan, T.3
Glesner, M.4
-
5
-
-
85008063768
-
Bitwidth cognizant architecture synthesis of custom hardware accelerators
-
November
-
S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood. Bitwidth cognizant architecture synthesis of custom hardware accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(11):1355-1371, November 2001.
-
(2001)
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
, vol.20
, Issue.11
, pp. 1355-1371
-
-
Mahlke, S.1
Ravindran, R.2
Schlansker, M.3
Schreiber, R.4
Sherwood, T.5
-
6
-
-
4444344261
-
Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling
-
Anaheim, CA, June 2-6
-
C. F. Fang, R. A. Rutenbar, M. Puschel, and T. Chen. Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling. In Design Automation Conference, pages 656-661, Anaheim, CA, June 2-6 2003.
-
(2003)
Design Automation Conference
, pp. 656-661
-
-
Fang, C.F.1
Rutenbar, R.A.2
Puschel, M.3
Chen, T.4
|