A method to decompose multiple-output logic functions

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 428-433

  Sasao, Tsutomu ^a   Matsuura, Munehiro ^a  

^a KYUSHU INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

BDD; Cascade; Characteristic function; FPGA

Indexed keywords

BENCHMARKING; BINARY CODES; COMPUTER NETWORKS; FIELD PROGRAMMABLE GATE ARRAYS; FUNCTIONS; ITERATIVE METHODS; LOGIC CIRCUITS;

CASCADE; CHARACTERISTIC FUNCTION; FUNCTIONAL DECOMPOSITION; LOGIC FUNCTIONS;

LOGIC PROGRAMMING;

EID: 4444239920     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996689     Document Type: Conference Paper

References (16)

1. R. L. Ashenhurst, "The decomposition of switching functions," In Proceedings of an International Symposium on the Theory of Switching, pp. 74-116, April 1957.
2. P. Ashar and S. Malik, "Fast functional simulation using branching programs," Proc. International Conference on Computer Aided Design, pp. 408-412, Nov. 1995.
3. Ting-Ting Hwang, R. M. Owens, M. J. Irwin, and Kuo Hua Wang, "Logic synthesis for field-programmable gate arrays," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., Vol. 13, No. 10, pp. 1280-1287, Oct. 1994.
4. J.-H. R. Jian, J.-Y. Jou, and J.-D. Huang, "Compatible class encoding in hyper-function decomposition for FPGA synthesis," Design Automation Conference, pp. 712-717, June 1998
5. Y-T. Lai, M. Pedram and S. B. K. Vrudhula, "BDD based decomposition of logic functions with application to FPGA synthesis," 30th ACM/IEEE Design Automation Conference, June 1993.
6. S. Muroga, VLSI System Design, John Wiley & Sons, 1982, pages 293-306.
7. R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli, Logic Synthesis for Field-Programmable Gate Arrays, Kluwer, 1995.
8. J. Rose, R. J. Francis, D. Lewis, and P. Chow, "Architecture of field-programmable gate arrays: The effect of logic block functionality on area efficiency," IEEE Journal of Solid-State Circuits, Vol. 25, No. 5, pp. 1217-1225, Oct. 1990.
9. R. 'Rudell, "Dynamic variable ordering for ordered binary decision diagrams," Proc. ICCAD-93, pp. 42-47, 1993.
10. T. Sasao, M. Matsuura, and Y. Iguchi, "A cascade realization of multiple-output function for reconfigurable hardware," International Workshop on Logic and Synthesis, Lake Tahoe, CA, June 12-15, 2001, pp.225-230.
11. T. Sasao, "Design methods for multi-rail cascades," International Workshop on Boolean Problems, Freiberg, Germany, Sept. 19-20, 2002, pp. 123-132.
12. H. Sawada, T. Suyama, and A. Nagoya, "Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization, " Proc. ICCAD, pp. 353-359, Nov. 1995.
13. C. Scholl and P. Molitor, "Communication based FPGA synthesis for multi-output Boolean functions," Asia and South Pacific Design Automation Conference, pp. 279-287, Aug. 1995.
14. http://www.synplicity.com
15. B. Wurth, K. Eckl, and K. Anterich, "Functional multiple-output decomposition: Theory and implicit algorithm," Design Automation Conf., pp. 54-59, June 1995.
16. http://www.xilinx.com