A novel technique fast optimizing the layout parameters of planar spiral inductor

IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings

Volumn 1, Issue , 2003, Pages 302-305

  Tao, Wang ^a   Yong, Wang ^a   Ming, Cao ^a   Kangsheng, Chen ^a  

^a ZHEJIANG UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

GREENHOUSES;

MAGNITUDE ORDER; MATHEMATICAL ANALYSIS; NOVEL TECHNIQUES; PHYSICAL MODEL; PLANAR SPIRAL INDUCTOR; SEARCHING ALGORITHMS; SEARCHING SPEED; SPIRAL INDUCTOR;

ELECTRIC INDUCTORS;

EID: 4444235135     PISSN: 1523553X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2003.1277548     Document Type: Conference Paper

References (6)

1. C. P. Yue, C. Ryu, J. Lau, T. H. Lee, and S. S. Wong, "A physical model for planar spiral inductors on silicon," 1996 Int. Electron Devices Meeting Tech. Dig., pp. 155-158.
2. J. E, Post, "Optimizing the design of spiral inductors on silicon," IEEE Trans. Circuits and Systems II, vol. 47, no. 1, pp. 15-17, Jan. 2000.
3. H. M. GreenHouse, "Design of planar rectangular microelectronic inductors," IEEE Trans. Parts, Hybrids, Pack, vol. 10, no. 2, pp. 101-109, Feb. 1974.
4. S. Jenei, B, K. J. C. Nauwelaers, and S. Decoutere, "Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 77-80, Jan. 2002.
5. S. S. Mohan, M. M. Hershenson, S. P. Boyd, and T. H. Lee, "Simple accurate expressions for planar spiral inductances," IEEE J.Solid-State Circuit, vol. 34, no. 10, pp. 1419-1424, Oct. 1999.
6. J. R.Long, M. A. Copeland, "The modeIing,characterization, and design of monolithic inductors for Silicon RF IC's," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 357-369, Mar. 1997.