An efficient reuse system for digital circuit design

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 38-43

  Reutter, Annette ^a   Rosenstiel, Wolfgang ^b  

^a ROBERT BOSCH GMBH   (Germany)

^b UNIVERSITY OF TÜBINGEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN FOR REUSE; DIGITAL CIRCUIT DESIGN; EFFICIENCY AND PERFORMANCE; IP PROTECTION; REUSE SYSTEMS; WEB INTEGRATION;

EXHIBITIONS;

DESIGN;

EID: 4444234094     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761094     Document Type: Conference Paper

References (16)

1. [BAMS98] J. Böttger, K. Agsteiner, D. Monjau, S. Schulze: An Object-Oriented Model for Specification, Prototyping, Implementation and Reuse. Proceedings of DATE in Paris, 1998.
2. [Bake98] S. Baker: Virtual Socket Interface Alliance™. Designer Track, DATE in Paris, 1998.
3. [BeBS98] B. Behnam, K. Babba, G. Saucier: IP Taxonomy, IP Searching in a Catalog. Designer Track , DATE in Paris, 1998.
4. [FaSe98] N. Faulhaber, R. Seepold: An Efficient Similarity Metric for IP Reuse in RMS. Proceedings of 2. Workshop "Reuse Techniques for VLSI Design" in Karlsruhe, 1998.
5. [GKRR98] D. Garte, T. Kunjan, A. Reutter, S. Riedel, S. Rülke: Survey on a Practicable "Design for Reuse" Strategy Including Design Flow and Testbench Aspects. Proceedings of 2. Workshop "Reuse Techniques for VLSI Design" in Karlsruhe, 1998.
6. [HaKn98] S. Hauck, S. Knol: Data Security for Web-based CAD. Proceedings of DAC in San Francisco, 1998.
7. [JDKR97] A. A. Jerraya, H. Ding, P. Kission, M. Rahmouni: Behavioral Synthesis and Component Reuse with VHDL. Kluwer Academic Publishers, Boston/Dordrecht/ London, 1997
8. [KCGW98] M. Koegst, P. Conradi, D. Garte, M. Wahl: A Systematic Analysis of Reuse Strategies for Design of Electronic Circuits. Proceedings of DATE in Paris, 1998.
9. [KeBr98] M. Keating, P. Bricaud: Reuse Methodology Manual. Kluwer Academic Publishers, Boston/Dordrecht/ London, 1998.
10. [LeWM98] G. Lehmann, B. Wunder, K.D. Müller-Glaser: A VHDL Reuse Workbench. Proceedings of EURODAC in Geneva, 1996
11. [OAIP98] S. Olcoz, L. Ayuda, I. Izaguirre, O. Penalba: VHDL Teamwork, Organization Units and Workspace Management. Proceedings of DATE in Paris, 1998.
12. [PHSM95] V. Preis, R. Henftling, M. Schütz, S. März- Rössel: A Reuse Scenario for the VHDL-Based Hardware Design Flow. Proceedings of EURO-DAC in Brighton, 1995.
13. [RMKR97] A. Reutter, B. Mößner, I. Kreuzer, W. Rosenstiel: Wiederverwendung komplexer Komponenten für Synthese und Simulation unter Verwendung von VHDL. Proceedings of 8. E.I.S.-Workshop in Hamburg, April 1997.
14. [ReMR98a] A. Reutter, B. Mößner, W. Rosenstiel: Design of generic components for efficient reuse in high level designs. Proceedings of SDA-Workshop in Dresden, 1998.
15. [ReMR98b] A. Reutter, B. Mößner, W. Rosenstiel: Design of reusable modules for high level designs. Proceedings of International Workshop on IP Based Synthesis and Simulation in Grenoble, 1998.
16. [VSIA97] "Virtual Socket™ Interface Architecture Document", Virtual Socket Interface Alliance, 1997, http:/ /www.vsi.org/library/vsi-or.pdf