메뉴 건너뛰기
IEEE Design and Test of Computers
Volumn 17, Issue 3, 2000, Pages 15-17
Overview of popular benchmark sets
Author keywords

[No Author keywords available]
Indexed keywords

EID: 4444230021     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.867889     Document Type: Review
Times cited : (19)
References (3)
  • 1
    • 0002609165 scopus 로고
    • Special Session on ATPG (Also introducing 'A Neutral Netlist of 10 Combinational Benchmark Circuits')
    • F. Brglez and H. Fujiwara. "Special Session on ATPG (Also introducing 'A Neutral Netlist of 10 Combinational Benchmark Circuits')." Proc. Int. Symp. on Circuits and Systems, 1985.
    • (1985) Proc. Int. Symp. on Circuits and Systems
    • Brglez, F.1    Fujiwara, H.2
  • 2
    • 25844523428 scopus 로고    scopus 로고
    • System-on-Chip Design using a Soft Core: Experiences with the PicoJava Processor Core
    • Jul.-Sept.
    • S. Dey et al., "System-on-Chip Design using a Soft Core: Experiences With the PicoJava Processor Core," IEEE Design & Test of Computers, Jul.-Sept. 2000, this issue.
    • (2000) IEEE Design & Test of Computers , Issue.THIS ISSUE
    • Dey, S.1
  • 3
    • 0031343438 scopus 로고    scopus 로고
    • Analog and Mixed Signal Benchmark Circuits - First Release
    • IEEE Computer Soc., Los Alamitos, Calif.
    • B. Kaminska et al., "Analog and Mixed Signal Benchmark Circuits - First Release." Proc. Int'l Test Conf., IEEE Computer Soc., Los Alamitos, Calif., 1997, pp 183-190.
    • (1997) Proc. Int'l Test Conf. , pp. 183-190
    • Kaminska, B.1

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.