An integrated laboratory for processor organization, compiler design, and computer networking

IEEE Transactions on Education

Volumn 47, Issue 3, 2004, Pages 311-320

  Abe, Kôki ^a   Tateoka, Takamichi ^a   Suzuki, Mitsugu ^a   Maeda, Youichi ^a   Kono, Kenji ^a   Watanabe, Tan ^a  

^a UNIVERSITY OF ELECTRO COMMUNICATIONS   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; COMPUTER SYSTEMS; INTERFACES (COMPUTER); LABORATORIES; PROGRAM COMPILERS; STUDENTS; SYSTEMS ANALYSIS; TEACHING;

COMPILER DESIGN; INTEGRATED LABORATORY; PROCESSOR ORGANIZATION;

COMPUTER SCIENCE;

EID: 4344716087     PISSN: 00189359     EISSN: None     Source Type: Journal    
DOI: 10.1109/TE.2004.828385     Document Type: Article

References (11)

1. R. B. Brown, R. J. Lomax, G. Carichner, and A. J. Drake, "Microprocessor design project in an introductory VLSI course," IEEE Trans. Educ., vol. 43, pp. 353-361, Aug. 2000.
2. D. Kassabian and A. Albicki, "A protocol test system for the study of sliding window protocols on networked UNIX computers," IEEE Trans. Educ., vol. 38, pp. 328-334, Nov. 1995.
3. Computing Curricula - Final Draft, The Joint Task Force on Computing Curricula IEEE-CS and ACM. (2001). [Online]. Available: http://www.computer.org/education/cc2001/final/index.htm
4. T. Tateoka, M. Suzuki, K. Kono, Y. Maeda, and K. Abe, "An integrated laboratory for computer architecture and networking," in Proc. Workshop Computer Architecture Education, 2002, pp. 110-117.
5. D. A. Patterson and J. L. Hennessy, Computer Organization & Design: The Hardware/Software Interface, 2nd ed. San Francisco, CA: Morgan Kaufmann, 1998.
6. T. Watanabe, Composing a Compiler. Tokyo, Japan: Asakura, 1998.
7. Altera Company. (2001) System-on-a-Programmable Chip Development Board. [Online]. Available: http://www.altera.com/literature/ug/sopcug.pdf
8. T. Katsu, D. Oosuga, M. Tsuruta, and K. Abe, "Design and implementation of a 32-bit RISC processor MinIPS," Bull. Univ. Electro-Communications, vol. 10, pp. 71-78, 1997.
9. K. Morita and K. Abe, "Implementation of UDP/IP protocol on FPGA and its performance evaluation," in Proc. IPSJ General Conf., Special 5, 2001, pp. 157-158.
10. J. Postel. (1983) Echo Protocol. RFC862. [Online]. Available: http://www.ietf.org/rfc/rfc862.txt
11. CNP Project at the Univ. of Electro-Communications, CNP Laboratory (2002). [Online]. Available: http://cnp.cs.uec.ac.jp