A new cryptographic system and its VLSI implementation

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2004, Pages

  Yen, Jui Cheng ^a   Chen, Hun Chen ^a   Jou, Shin Shian ^a  

^a NATIONAL UNITED UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY SEQUENCES; BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA COMMUNICATION SYSTEMS; PROGRAM COMPILERS; SECURITY OF DATA; SIGNAL PROCESSING; SPEED CONTROL;

DIGITAL SIGNAL TRANSMISSION; LOGISTIC MAP; LOW HARDWARE COST; RANDOM NUMBER;

CRYPTOGRAPHY;

EID: 4344715607     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. X. Yi, C. H. Tan, C. K. Kheong, and M. R. Syed, "Fast Encryption for Multimedia," IEEE Trans. on Consumer Electronics, vol. 47, pp. 101-107, Feb. 2001.
2. J. I. Guo, J. C. Yen and S. F. Pai, "A new voice over internet protocol technique with hierarchical data security protection," IEE Proceedings - Vision, Image and Signal Proc., vol. 149, pp. 237-243, 2002.
3. "Data encryption standard," FIPS PUB 46, National Bureau of Standards, Washington, D. C., Jan. 1997.
4. X. Yi, C. H. Tan, C. K. Siew, and M. R. Syed, "Fast encryption for multimedia" IEEE Trans. on Consumer Electronics, vol. 47, pp. 101-107, Feb. 2001.
5. A. Schubert, V. Meyer, and W. Anheier, "Reusable cryptographic VLSI core based on the SAFER K-128 algorithm with 251.8 Mbit/s throughput," Proc. 1998 IEEE Workshop on Signal Proc. Sys., pp. 437-446, 1998.
6. Y. Mitsuyama, Z. Andales, T. Onoye, and I. Shirakawa, "VLSI implementation of high performance burst mode for 128-bit block ciphers," Proc. ISCAS'2001, vol. 2, pp. 344-347, 2002.
7. A. Curiger, et. Al., "VINCI: VLSI implementation of the new secret-key block cipher IDEA," Proc. IEEE 1993 Custom Integrated Circuits Conf., pp. 15.5.1-15.5.4, 1993.
8. C. C. Lu and S. Y. Tseng, "Integrated design of AES (Advanced Encryption Standard) Encrypter and Decrypter," Proc. ASAP'2002, pp. 277-285, 2002.
9. C. W. Wu and N. F. Rulkov, "Studying chaos via 1-D maps - A tutorial," IEEE Trans. on Circuits and Systems I, vol. 40, pp. 707-721, 1993.
10. T. S. Parker and L. O. Chua, "Chaos - A tutorial for engineers," Proc. IEEE, vol. 75, pp. 982-1008, 1987.