Behavioral modeling of analog circuits by dynamic semi-symbolic analysis

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2004, Pages

  Yang, Junjie ^a   Tan, Sheldon X D ^a  

^a University of California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ELECTRIC NETWORK TOPOLOGY; ELECTRICAL ENGINEERING; GRAPH THEORY; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; MATRIX ALGEBRA; OPTIMIZATION; TRANSFER FUNCTIONS; TRANSISTORS;

ANALOG CIRCUITS; CIRCUIT DESIGNS; CIRCUIT PARAMETERS; DECISION DIAGRAMS (DDD);

INTEGRATED CIRCUITS;

EID: 4344665146     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. G. Gielen and W. Sansen, Symbolic Analysis for Automated Design of Analog Integrated Circuits. Kluwer Academic Publishers, 1991.
2. G. Gielen, P. Wambacq, and W. Sansen, "Symbolic analysis methods and applications for analog circuits: A tutorial overview," Proc. of IEEE, vol. 82, pp. 287-304, Feb. 1994.
3. F. V. Fernández, A. Rodríguez-Vázquez, J. L. Hertas, and G. Gielen, Symbolic Analysis Techniques: Application to Analog Design Automation. IEEE Press, 1998.
4. K. Singhal and J. Vlach, "Generation of immittance functions in symbolic form for lumped distributed active networks," IEEE Trans. on Circuits and Systems I; Fundamental Theory and Applications, vol. CAS-21, pp. 39-45, 1974.
5. P. Sannuti and N. N. Pun, "Symbolic network analysis - an algebraic formulation," IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications, vol. 27, pp. 679-687, Aug. 1980.
6. T. Pi and C.-J. Shi, "Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits," in Proc. Design Automation Conf. (DAC), pp. 19-22, June 2000.
7. C.-J. Shi and X.-D. Tan, "Canonical symbolic analysis of large analog circuits with determinant decision diagrams," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, pp. 1-18, Jan. 2000.
8. C.-J. Shi and X.-D. Tan, "Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 813-827, April 2001.
9. W. Verhaegen and G. Gielen, "Efficient ddd-based symbolic analysis of large linear analog circuits," in Proc. Design Automation Conf. (DAC), pp. 139-144, June 2001.
10. A. Manthe and C.-J. R. Shi, "Lower bound based ddd minimization for efficient symbolic circuit analysis," in Proc. IEEE Int. Conf. on Computer Design (ICCD), pp. 374-379, Nov. 2001.
11. M. Fujita, Y. Matsunaga, and T. Kauda, "On variable ordering of binary decision diagrams for the application of multi-level logic synthesis," in Proc. European Design Automation Conf., pp. 40-54, March 1991.
12. N. Ishiura, H. Sawada, and S. Yajima, "Minimization of binary decision diagrams based on exchanges of variables," in Proc. Int. Conf. on Computer Aided Design (ICCAD), pp. 472-475, Nov. 1991.
13. R. Rudell, "Dynamic variable ordering for ordered binary decision diagrams," in Proc. Design Automation Conf. (DAC), pp. 42-17, June 1993.
14. S. X.-D. Tan and C.-J. Shi, "Efficient ddd-based term generation algorithm for analog circuit behavioral modeling," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), pp. 789-794, Jan. 2003.