A dual-mode synchronous/asynchronous CORDIC processor

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2002, Pages 76-83

  Grass, Eckhard ^a   Sarker, Bodhisatya ^a   Maharatna, Koushik ^a  

^a IHP   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; DEGREES OF FREEDOM (MECHANICS); GERMANIUM ALLOYS; INTEGRATED CIRCUIT DESIGN; SOFTWARE RADIO;

0.25 ΜM; APPLICATIONS-SPACE; CORDIC PROCESSORS; DUAL MODES; MODE OF OPERATIONS; SOFTWARE-DEFINED RADIOS; SYNCHRONOUS AND ASYNCHRONOUS MODES; SYNCHRONOUS/ASYNCHRONOUS; SYSTEM DEVELOPERS; TRADE OFF;

ECONOMIC AND SOCIAL EFFECTS;

EID: 4344580992     PISSN: 15228681     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (13)

1. Standard ETSI DTS/BRAN 030003-1, "Broadband Radio Access Networks (BRAN); HIPERLAN Type 2 Functional Specifications. Part 1 - Physical (PHY) layer"; June 1999
2. Standard IEEE P802.11a/D7.0, "Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High Speed Physical Layer in the 5 GHz Band"; July 1999
3. J. M. Casalta, X. Arogones and A. Rubio, "Substrate Coupling evaluation in BiCMOS Technology", IEEE Journal of Solid State Circuits, vol. 32, no.4, pp. 598-603, April 1997
4. J. Buck and E. A. Lee, "The token flow model", Data Flow Workshop, Hamilton Island, Australia, pp. 267-290, May 1992
5. D. S. Cochran, "Algorithms and accuracy in the HP - 35", Hewlett Packard J., pp. 10-11, June 1972
6. A. M. Despain, "Very fast Fourier transform algorithms for implementation", IEEE Trans. Comput., vol. C - 28, no. 5, pp. 333-341, May 1979
7. D. T. Lee and M. Morf, "Generalized CORDIC for digital signal processing", Proc. ICASSP, vol. 3, pp. 1748-1751, May 1982
8. M. C. Mandal, A. S. Dhar and S. Banerjee, "Multiplierless array architecture for computing discrete cosine transform", Computers Elec. Eng., vol. 21, no. 1, pp. 13-19, 1995
9. A. S. Dhar and S. Banerjee, "An array architecture for fast computation of discrete Hartley transform", IEEE Trans. Circuits and Syst., vol. 38, no. 9, pp. 1095 - 1098, 1991. (Pubitemid 21689663)
10. I. Sutherland, "Micropipelines", Communications of the ACM, 32(6), pp. 720-738, June 1989
11. P. Day, J. V. Woods, "Investigation into Micropipeline Latch Design Styles", IEEE Trans. On VLSI Systems, 3 (2), pp. 264-272, 1995
12. J. N. Seizovic, "Pipeline Synchronisation", Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 87-96, November 1994
13. T. E. Williams, "Performance of Iterative Computation in Self-Timed Rings" Journal of VLSI Signal Processing, (7), pp. 17-31, 1994