A power-aware IP core design for the variable-length DCT/IDCT targeting at MPEG4 shape-adaptive transforms

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2004, Pages

  Chen, Kuan Hung ^a   Guo, Jiun In ^a   Wang, Jinn Shyan ^a   Yeh, Ching Wei ^a   Chen, Tien Fu ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COSINE TRANSFORMS; IMAGE CODING; INTERNET; NETWORK PROTOCOLS; RANDOM ACCESS STORAGE;

CLOCK FREQUENCY; MPEG STANDARDS; TEXTURE CODING;

VIDEO SIGNAL PROCESSING;

EID: 4344580742     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. T. Le, and M. Glesner, "Flexible Architectures for DCT of Variable-Length Targeting Shape-Adaptive Transform," IEEE Trans. CSVT., vol. 10, pp. 1489-1495, Dec. 2000.
2. H. C. Chang, Y. C. Chang, Y. C. Wang, W. M. Chao, and L. G. Chen, "VLSI Architecture Design of MPEG-4 Shape Coding," IEEE Trans. CSVT., vol. 12, No. 9, pp. 741-751, Sep. 2002.
3. P. Pirsch, N. Demassieux, and W. Cehrke, "VLSI Architectures for Video Compression - A Survey," Proc. IEEE, No. 2, pp. 220-245, Feb. 1995.
4. T. Sikora, and B. Makai, "Shape-Adaptive DCT for Generic Coding of Video," IEEE Trans. CSVT, vol.5, no. 1, pp. 59-62, Feb. 1995.
5. T. S. Chang, C. S. Kung, and C. W. Jen, "A Simple Processor Core Design for DCT/IDCT," IEEE Trans. CSVT., vol. 10, no. 3, pp. 439-447, APRIL 2000.
6. IEEE Standard Specifications for the Implementation of 8 × 8 Inverse Discrete Cosine Transform, IEEE Std 1180-1190.
7. Information Technology - Coding of Audio-Visual Objects - Part 2: Visual, ISO/IEC 14496-2.
8. Galax! Inc., "Passport 0.35 micron, 3.3 volt Optimum Silicon SC Library CB35OS142" (document), March 1998.
9. M. Bhardwaj, R. Min, and A. P. Chandrakasan, "Quantifying and enhancing power awareness of VLSI systems," IEEE Trans. VLSI, pp.757-772, Dec. 2001.
10. W. Houl, "An 8 × 8 Discrete Cosine Transform Implementation on the TMS320C25 or TMS320C30," Texas Instruments, Application Rep. SPRA115, 1997.
11. TMS320C62x Assembly Benchmarks (1997). Available: http://3w.ti.com/sc/ docs/dgps/products/c6000/62xbench.ht m
12. M. Yoshida, H. Ohtomo, and I. Kuroda, "A New Generation 16-bit General Purpose Programmable DSP and Its Video Rate Application," Proc. IEEE Workshop on VLSI Signal Processing, pp 93-101, 1993.
13. N. I. Cho, and S. U. Lee, "Fast Algorithm and Implementation of 2-D Discrete Cosine Transform," IEEE Trans. CAS., vol. 38, no. 3, pp. 297-305, MARCH 1991.