Using visual specifications in verification of industrial automation controllers

Eurasip Journal on Embedded Systems

Volumn 2008, Issue 1, 2008, Pages

  Vyatkin, Valeriy ^a   Bouzon, Gustavo ^b  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

^b Rua Mauro Nerbass 72   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 41149171708     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2008/251957     Document Type: Article

References (19)

1. H.-M. Hanisch J. Thieme A. Lüder O. Wienhold Modeling of PLC behaviour by means of timed net condition/event systems. Proceedings of the 6th IEEE Conference on Emerging Technologies and Factory Automation (ETFA '97) Los Angeles, Calif, USA 1997 391 396
2. K. Fisler Timing diagrams: formalization and algorithmic verification. Journal of Logic, Language, and Information 8 1999 3 323 361
3. N. Amla E. Emerson R. Kurshan K. Namjoshi Model checking of synchronous timing diagram. Proceedings of the Formal Methods in Computer Aided Design (FMCAD '00) Austin, Tex, USA 2000
4. R. Schlör A. Allara S. Comai System Verification using User-Friendly Interfaces. Design, Automation and Test in Europe IEEE Computer Society Press 1999 167 172
5. V. Vyatkin H.-M. Hanisch Application of visual specifications for verification of distributed controllers. Proceedings of the IEEE International Conference on Systems, Man and Cybernetics 1 2001 Tucson, Ariz, USA 646 651
6. G. Bouzon V. Vyatkin H.-M. Hanisch Timing diagram specifications in modular modelling of industrial automation systems. IFAC World Congress Prague 2005
7. M. Rausch H.-M. Hanisch Net condition/event systems with multiple condition outputs. Proceedings of the IEEE Conference on Emerging Technologies and Factory Automation Paris, France 1995 592 600 1
8. H.-M. Hanisch A. Lüder Modular modelling of closed-loop systems. Proceedings of the Colloquium on Petri Net Technologies for Modelling Communication Based Systems Berlin, Germany 1999 103 126
9. P. Starke S. Roch K. Schmidt H.-M. Hanisch A. Lüder Analysing Signal-Event Systems, Humbold. http://www.ece.auckland.ac.nz/∼vyatkin/tools/ modelchekers.html
10. V. Vyatkin H.M. Hanisch Re-use in Formal Modeling and Verification of Distributed Control Systems. Proceedings of the IEEE Conference on Emerging Technologies and Factory Automation (ETFA'05) Catania, Italy 2005
11. J. Thieme Symbolische Erreichbarskeitanalyse und automatische Implementierung struktuirter. zeitbewerter Steuerungsmodelle Berlin: Logos Verl 2002 Dissertation zur Erlagung des Grades Dr.-Ing
12. Function Blocks for Industrial Process Measurement & Control Systems International Electrotechnical Commission. Part 1: Architecture 2005
13. H.-M. Hanisch Hans-Michael.Hanisch@iw.uni-halle.de A. Lobov Andrei.Lobov@tut.fi J. L. Martinez Lastra Jose.Lastra@tut.fi R. Tuokko Reijo.Tuokko@tut.fi V. Vyatkin v.vyatkin@auckland.ac.nz Formal validation of intelligent-automated production systems: towards industrial applications. International Journal of Manufacturing Technology and Management 8 1-3 2006 75 106
14. V. Vyatkin H.-M. Hanisch Verification of distributed control systems in intelligent manufacturing. Journal of Intelligent Manufacturing 14 2003 1 123 136 special issue on Internet Based Modelling in Intelligent Manufacturing
15. L. Gomes lugo@uninova.pt J. P. Barros jpb@uninova.pt Structuring and composability issues in petri nets modeling. IEEE Transactions on Industrial Informatics 1 2 2005 112 123
16. N. Hagge hagge@rts.uni-hannover.de B. Wagner wagner@rts.uni-hannover.de A new function block modeling language based on petri nets for automatic code generation. IEEE Transactions on Industrial Informatics 1 4 2005 226 237
17. Visual Verification Framework. http://www.fb61499.com/valid.html
18. S. Roch Extended computation tree logic. Proceedings of the Workshop on Concurrency, Specification and Programming Berlin, Germany 2000
19. SESA - Signal/Net System Analyzer. http://www.ece.auckland.ac.nz/ ∼vyatkin/tools/modelchekers.html