Timing diagram specifications in modular modeling of industrial automation systems

IFAC Proceedings Volumes (IFAC-PapersOnline)

Volumn 38, Issue 1, 2005, Pages 80-85

  Bouzon, G ^a   Vyatkin, V ^b   Hanisch, H M ^b  

^a FEDERAL UNIVERSITY OF SANTA CATARINA   (Brazil)

^b MARTIN LUTHER UNIVERSITY HALLE WITTENBERG   (Germany)

Author keywords

Formal verification; Net condition event systems; Timing diagrams; Visual specification

Indexed keywords

APPLICATION PROGRAMS; FORMAL VERIFICATION; MODELING LANGUAGES; SPECIFICATION LANGUAGES; SPECIFICATIONS; TIMING CIRCUITS;

AUTOMATION SYSTEMS; INDUSTRIAL AUTOMATION SYSTEM; MODULAR MODELING; NET CONDITION/EVENT SYSTEMS; TIMING DIAGRAMS; VERIFICATION OF SOFTWARES; VISUAL SPECIFICATION;

AUTOMATION;

EID: 79960713672     PISSN: 14746670     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.3182/20050703-6-cz-1902.01438     Document Type: Conference Paper

References (10)

1. Amla, N., Emerson, E., Kurshan, R., and Namjoshi, K: Model checking of synchronous timing diagram,. Conference on Formal Methods in Computer Aided Design (FMCAD), Proceedings, November 2000.
2. Fisler, K.: Timing diagrams: Formalization and algorithmic verification. Journal of Logic, Language, and Information, 8(7), July 1999.
3. Hanisch, H.-M. and Lüder, A.: Modular Modelling of Closed-Loop Systems, Colloquium on Petri Net Technologies for Modelling Communication Based Systems, Berlin, Germany, October 21-22, 1999, Proceedings, pp. 103-126.
4. Schlör, R., Allara, A. and Comai, S.: System Verification using User-Friendly Interfaces. In Design, Automation and Test in Europe, pp. 167- 172. IEEE Computer Society Press, 1999.
5. Rausch, M. and Hanisch, H.-M.: Net condition/event systems with multiple condition outputs. In Symposium on Emerging Technologies and Factory Automation, volume 1, p. 592-600, Paris, France, October, 1995. INRIA/IEEE.
6. Roch, S.: Extended Computation Tree Logic, in Proc. of Workshop on Concurrency, Specification and Programming, Berlin, 2000.
7. SESA - Signal/Net system analyzer. Humboldt Universität zu Berlin, Institut für Informatik, http://www.informatik.huberlin.de/lehrstuehle/ automaten/tools/.
8. Thieme, J. Symbolische Erreichbarskeitanalyse und automatische Implementierung struktuirter, zeitbewerter Steuerungsmodelle, Dissertation zur Erlagung des Grades Dr.-Ing., Berlin: Logos Verl., 2002.
9. Vyatkin, V. and Hanisch, H.-M.: Application of Visual Specifications for Verification of Distributed Controllers, Proceedings of the 2001 IEEE Systems, Man, and Cybernetic Conference.
10. Vyatkin, V. and Hanisch, H.-M.: Verification of Distributed Control Systems in Intelligent Manufacturing, Journal of Intelligent Manufacturing, special issue on Internet Based Modelling in Intelligent Manufacturing, vol.14, N.1, 2003, pp.123-136.