메뉴 건너뛰기




Volumn 14, Issue 8, 2004, Pages 1105-1110

A novel VLSI architecture for multidimensional discrete wavelet transform

Author keywords

Discrete wavelet transform; Image compression; Systolic array; VLSI

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; COMPUTER GRAPHICS; DATA FLOW ANALYSIS; DATA STRUCTURES; IMAGE COMPRESSION; LARGE SCALE SYSTEMS; MICROPROCESSOR CHIPS; REAL TIME SYSTEMS; SYSTOLIC ARRAYS; VOICE/DATA COMMUNICATION SYSTEMS; WAVELET TRANSFORMS;

EID: 4043112679     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2004.831974     Document Type: Article
Times cited : (35)

References (14)
  • 1
    • 0024700097 scopus 로고
    • A theory for multiresolution signal decomposition: The wavelet representation
    • July
    • S. G. Mallat, "A theory for multiresolution signal decomposition: the wavelet representation," IEEE Trans. Pattern Anal. Machine Intell., vol. 11, pp. 674-693, July 1989.
    • (1989) IEEE Trans. Pattern Anal. Machine Intell. , vol.11 , pp. 674-693
    • Mallat, S.G.1
  • 2
    • 0025482241 scopus 로고
    • The wavelet transform, time frequency, localization and signal analysis
    • Sept.
    • I. Daubechies, "The wavelet transform, time frequency, localization and signal analysis," IEEE Trans. Inform. Theory, vol. 36, pp. 961-1005, Sept. 1990.
    • (1990) IEEE Trans. Inform. Theory , vol.36 , pp. 961-1005
    • Daubechies, I.1
  • 3
    • 0029772404 scopus 로고    scopus 로고
    • Image compression using wavelet transform and multiresolution decomposition
    • Jan.
    • A. Averbuch, D. Lazar, and M. Israeli, "Image compression using wavelet transform and multiresolution decomposition," IEEE Trans. Image Processing, vol. 5, pp. 4-15, Jan. 1996.
    • (1996) IEEE Trans. Image Processing , vol.5 , pp. 4-15
    • Averbuch, A.1    Lazar, D.2    Israeli, M.3
  • 6
    • 0026084572 scopus 로고
    • VLSI architecture for 2-D Daubechies wavelet transform without multipliers
    • Jan.
    • A. S. Lewis and G. Knowles, "VLSI architecture for 2-D Daubechies wavelet transform without multipliers," Electron. Lett., vol. 27, pp. 171-173, Jan. 1991.
    • (1991) Electron. Lett. , vol.27 , pp. 171-173
    • Lewis, A.S.1    Knowles, G.2
  • 7
    • 0027612122 scopus 로고
    • VLSI architectures for discrete wavelet transforms
    • June
    • K. K. Parhi and T. Nishitani, "VLSI architectures for discrete wavelet transforms," IEEE Trans. VLSI Syst., vol. 1, pp. 191-202, June 1993.
    • (1993) IEEE Trans. VLSI Syst. , vol.1 , pp. 191-202
    • Parhi, K.K.1    Nishitani, T.2
  • 8
    • 84944375958 scopus 로고
    • VLSI architectures for the discrete wavelet transform
    • May
    • M. Vishwanath, R. M. Owens, and M. J. Irwin, "VLSI architectures for the discrete wavelet transform," IEEE Trans. Circuits Syst. II, vol. 42, pp. 305-316, May 1995.
    • (1995) IEEE Trans. Circuits Syst. II , vol.42 , pp. 305-316
    • Vishwanath, M.1    Owens, R.M.2    Irwin, M.J.3
  • 9
    • 0029271471 scopus 로고
    • Efficient realizations of the discrete and continuous wavelet transforms: From single chip implementations to mappings on SIMD array computers
    • Mar.
    • C. Chakrabarti and M. Vishwanath, "Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers," IEEE Trans. Signal Processing, vol. 43, pp. 759-771, Mar. 1995.
    • (1995) IEEE Trans. Signal Processing , vol.43 , pp. 759-771
    • Chakrabarti, C.1    Vishwanath, M.2
  • 10
    • 0029349822 scopus 로고
    • VLSI architecture for fast 2-D discrete orthogonal wavelet transform
    • Aug.
    • H. Y. H. Chuang and L. Chen, "VLSI architecture for fast 2-D discrete orthogonal wavelet transform," J. VLSI Signal Processing, vol. 10, pp. 225-236, Aug. 1995.
    • (1995) J. VLSI Signal Processing , vol.10 , pp. 225-236
    • Chuang, H.Y.H.1    Chen, L.2
  • 11
    • 0029502109 scopus 로고
    • A scalable systolic array architecture for 2-D discrete wavelet transforms
    • J. Chen and M. A. Bayoumi, "A scalable systolic array architecture for 2-D discrete wavelet transforms," in Proc. IEEE VLSI Signal Processing Workshop, 1995, pp. 303-312.
    • (1995) Proc. IEEE VLSI Signal Processing Workshop , pp. 303-312
    • Chen, J.1    Bayoumi, M.A.2
  • 12
    • 0029746354 scopus 로고    scopus 로고
    • Efficient realizations of analysis and synthesis filters based on the 2-D discrete wavelet transform
    • May
    • C. Chakrabarti and C. Mumford, "Efficient realizations of analysis and synthesis filters based on the 2-D discrete wavelet transform," in Proc. IEEE Int. Conf. Audio, Speech, Signal Processing, May 1996, pp. 3256-3259.
    • (1996) Proc. IEEE Int. Conf. Audio, Speech, Signal Processing , pp. 3256-3259
    • Chakrabarti, C.1    Mumford, C.2
  • 13
    • 0035308596 scopus 로고    scopus 로고
    • An efficient architecture for two-dimensional discrete wavelet transform
    • Apr.
    • P. C. Wu and L. G. Chen, "An efficient architecture for two-dimensional discrete wavelet transform," IEEE Trans. Circuits Syst. Video Technol., vol. 11, pp. 536-545, Apr. 2001.
    • (2001) IEEE Trans. Circuits Syst. Video Technol. , vol.11 , pp. 536-545
    • Wu, P.C.1    Chen, L.G.2
  • 14
    • 0035368313 scopus 로고    scopus 로고
    • Two fast architectures for the direct 2-D discrete wavelet transform
    • June
    • F. Marino, "Two fast architectures for the direct 2-D discrete wavelet transform," IEEE Trans. Signal Processing, vol. 49, pp. 1248-1259, June 2001.
    • (2001) IEEE Trans. Signal Processing , vol.49 , pp. 1248-1259
    • Marino, F.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.