Implementing ultra-high-value floating tunable CMOS resistors

Electronics Letters

Volumn 44, Issue 5, 2008, Pages 349-351

  Tajalli, A ^a   Leblebici, Y ^a   Brauer, E J ^b  

^a EPFL   (Switzerland)

^b Center for Materials Interfaces in Research and Applications   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CUTOFF FREQUENCY; ELECTRIC FILTERS; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES;

CMOS RESISTORS; FLOATING RESISTORS;

RESISTORS;

EID: 40149099350     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20082538     Document Type: Article

References (6)

1. Ramirez-Angulo, J., Sawant, M.S., Carvajal, R.G., and Lopez-Martin, A.: ' Linearisation of MOS resistors using capacitive gate voltage averaging ', Electron. Lett., 2005, 41, (9), p. 511-512 10.1049/el:20050565 0013-5194
2. Worapishet, A., and Khumsat, P.: ' Sub-threshold R-MOSFET tunable resistor technique ', Electron. Lett., 2007, 43, (7), p. 390-392 10.1049/el:20070175 0013-5194
3. Tajalli, A., Vittoz, E., Leblebici, Y., and Brauer, E.J.: ' Ultra low power subthreshold current-mode logic utilizing a novel PMOS load device ', Electron. Lett., 2007, 43, (17), p. 911-913 0013-5194
4. Cannillo, F., Toumazou, C., and Lande, T.S.: ' Bulk-drain connected load for subthreshold MOS current-mode logic ', Electron. Lett., 2007, 43, (12), p. 662-664 10.1049/el:20070370 0013-5194
5. Enz, C.C., Krummenacher, F., and Vittoz, E.A.: ' An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications ', Analog Integr. Circuits Signal Process., 1995, 5, p. 83-114 0925-1030
6. Laker, K.R., and Sansen, W.M.C.: ' Design of analog integrated circuits and Systems ', (Mc-Graw Hill, 1994)