메뉴 건너뛰기




Volumn , Issue , 2006, Pages

10A 12V 1 chip DC/DC converter IC using bump technology

Author keywords

DC DC converter; LDMOS; Power device

Indexed keywords

DC MOTORS; ELECTRIC POTENTIAL; INTEGRATED CIRCUITS; SWITCHING;

EID: 39049170026     PISSN: 10889299     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BIPOL.2006.311113     Document Type: Conference Paper
Times cited : (3)

References (3)
  • 1
    • 27744601909 scopus 로고    scopus 로고
    • Multi Chip Module with Minimum Parasitic Inductance for New Generation Voltage Regulator
    • Y.Kawaguchi et al., Multi Chip Module with Minimum Parasitic Inductance for New Generation Voltage Regulator.ÓISPSD05, pp.371-374
    • ÓISPSD05 , pp. 371-374
    • Kawaguchi, Y.1
  • 2
    • 27744515753 scopus 로고    scopus 로고
    • ÓLow Loss and Small SiP for DC-DC Converters
    • M.Shiraishi et al., ÓLow Loss and Small SiP for DC-DC Converters.ÓISPSD05 , pp.175-178
    • ÓISPSD05 , pp. 175-178
    • Shiraishi, M.1
  • 3
    • 0031634556 scopus 로고    scopus 로고
    • ÓA New Adaptive Resurf Concept for 20V LDMOS Without Breakdown Voltage Degradation at High Current
    • K. Kinoshita et al.,ÓA New Adaptive Resurf Concept for 20V LDMOS Without Breakdown Voltage Degradation at High Current,ÓISPSD08, pp. 65-68.
    • ÓISPSD08 , pp. 65-68
    • Kinoshita, K.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.