Design of a binary-weighted resistor DAC using tunable linearized floating-gate CMOS resistors

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 149-152

  Özalevli, Erhan ^a   Dinç, Hüseyin ^a   Lo, Haw Jing ^a   Hasler, Paul ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

QUANTIZERS; VOLTAGE STORAGE CAPABILITIES;

CMOS INTEGRATED CIRCUITS; ELECTRIC RESISTANCE; RESISTORS; VOLTAGE CONTROL;

DIGITAL TO ANALOG CONVERSION;

EID: 39049161128     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320867     Document Type: Conference Paper

References (11)

1. J. Goes, J.C. Vital, and J.E. Franca, "Systematic design for optimization of high-speed self-calibrated pipelined A/D converters," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, 1998.
2. T.L. Brooks, D.H. Robertson, D.F. Kelly, A. Del Muro, and S.W. Harston, "A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR," IEEE Journal of Solid-State Circuits, vol. 32, 1997.
3. J. Candy, "A use of double integration in sigma delta modulation," IEEE Transactions on Communications, March 1988.
4. A. Hastings, The art of analog layout, Prentice-Hall Inc., 2000.
5. E. Ózalevli and P. Hasler, "Programmable floating-gate CMOS Resistors," Proceedings of International Symposium on Circuits and Systems, Kobe, Japan, 2005.
6. E. Ozalevli and P. Hasler, "Design of a CMOS floating-gate resistor for highly linear amplifier and multiplier applications," Proceedings of Custom Integrated Circuits Conference, San Jose, California, 2005.
7. G. Wilson and P.K. Chan, "Analysis of nonlinearities in MOS floating resistor networks," IEE Proceedings-Circuits Devices Syst, vol. 141, 1994.
8. K. Nay and A. Budak, "A voltage-controlled resistance with wide dynamic range and low distortion," IEEE Transactions on Circuit and Systems, vol. 30, 1983.
9. Y.P. Tsividis, Operation and modelling of the MOS transistor, New York: McGraw-Hill Companies, Inc., 1987.
10. C. Bleiker and H. Melchior, "A four-state eeprom using floating-gate memory cell," IEEE J. Solid State Circuits, vol. 22, no. 3, 1987.
11. V. Srinivasan, G. Serrano, J. Gray, and P. Hasler, "A precision cmos amplifier using floating-gates for offset cancellation," Proceedings of Custom Integrated Circuits Conference, San Jose, California, 2005.