A new transistor-redundant voter for defect-tolerant digital circuits

Canadian Conference on Electrical and Computer Engineering

Volumn , Issue , 2006, Pages 1078-1081

  El Razouk, H ^a   Abid, Z ^a  

^a UNIVERSITY OF WESTERN ONTARIO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC FAULT CURRENTS; FAULT TOLERANT COMPUTER SYSTEMS; TRANSISTORS;

DEFECT-TOLERANCE; DEFECT-TOLERANT DIGITAL CIRCUITS; TRANSISTOR-REDUNDANT VOTERS;

DIGITAL CIRCUITS;

EID: 39049134939     PISSN: 08407789     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCECE.2006.277367     Document Type: Conference Paper

References (8)

1. D. P. Siewiorek and R. S. Swarz, "Reliable Computer Systems: Design and Evaluation," A. K. Peters, USA, 1998.
2. Y. M. Hsu, "Concurrent Error Correcting Arithmetic Processors. Ph. D. Dissertation," The University of Texas at Austin, August 1995.
3. W.J. Townsend, J.A. Abraham, E.E. Swartzlander, "Quadruple time redundancy adders [error correcting adder]," 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 250-256, 2003.
4. C. Metra, M. Favalli, B. Ricco. "Compact and low power on-line self-testing voting scheme," dft, p. 137, 1997 Workshop on Defect and Fault-Tolerance in VLSI Systems (DFT'97), 1997.
5. Cazeaux Cazeaux, Daniele Rossi, Cecilia Metra. "New High Speed CMOS Self-Checking Voter," iolts, p. 58, International On-Line Testing Symposium, 10th IEEE (IOLTS'04), 2004.
6. C. Metra, M. Favalli, and B. Riccb. Highly Testable and Compact Single Output Comparator. In Proc. of IEEE VLSI Test Symposium, pages 210 - 215, 1997.
7. Neil H. E. Weste and David Harris, "CMOS VLSI Design A Circuits and Systems Perspective," Addison Wesley, 2004.
8. Alfred L. Crouch, "Design-for-Test for Digital ICs and Embedded Core Systems," Prentice Hall PTR, 1999.