On timed components and their abstraction

ESEC/FSE 2007: 6th Joint Meeting - Sixth International Workshop on Specification and Verification of Component-Based Systems, SAVCBS 2007

Volumn , Issue , 2007, Pages 63-71

  Ben Salah, Ramzi ^a   Bozga, Marius ^a   Maler, Oded ^a  

^a VERIMAG   (France)

Author keywords

Abstraction; Components; Timed automata

Indexed keywords

AUTOMATA THEORY; COMPUTATIONAL COMPLEXITY; CONSTRAINT THEORY; MATHEMATICAL MODELS;

ADDITIONAL INPUT CLOCKS; QUALITATIVE BEHAVIOR; TIMED AUTOMATA;

ABSTRACTING;

EID: 38849089917     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1292316.1292324     Document Type: Conference Paper

References (11)

1. R. Alur and D.L. Dill, A Theory of Timed Automata, Theoretical Computer Science 126, 183-235, 1994.
2. E. Asarin, P. Caspi and O. Maler, Timed Regular Expressions, The Journal of the ACM 49, 172-206, 2002.
3. R. Ben Salah, M. Bozga and O. Maler, On Timing Analysis of Combinational Circuits, FORMATS'03, 204-219, LNCS 2003.
4. M. Bozga, S. Graf and L. Mounier, IF-2.0: A Validation Environment for Component-Based Real-Time Systems, CAV'02, LNCS 2404, Springer, 2002.
5. C. Daws and S. Tripakis, Model Checking of Real-Time Reachability Properties using Abstractions, TACAS'98, LNCS 1384, 1998.
6. T. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine, Symbolic Model-checking for Real-time Systems, Information and Computation 111, 193-244, 1994.
7. O. Maler and A. Pnueli, Timing Analysis of Asynchronous Circuits using Timed Automata, CHARME'95, 189-205, LNCS 987, Springer, 1995.
8. O. Maler, D. Nickovic and A. Pnueli, Real Time Temporal Logic: Past, Present, Future, FORMATS'05, 2-16, LNCS 3829, Springer, 2005.
9. J. Sifakis and S. Yovine, Compositional Specification of Timed Systems, STACS'96, 347-359, LNCS 1046, Springer, 1996.
10. E. Wandeler, A. Maxiaguine, L. Thiele: Quantitative Characterization of Event Streams in Analysis of Hard Real-Time Applications, Real-Time Systems 29, 205-225, 2005.
11. H. Zheng, E. Mercer, and C.J. Myers, Modular verification of timed circuits using automatic abstraction, IEEE Trans. on CAD 22, 2003.