Power-aware software prefetching

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4523 LNCS, Issue , 2007, Pages 207-218

  Chen, Juan ^a   Dong, Yong ^a   Yi, Huizhan ^a   Yang, Xuejun ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC LOSSES; ELECTRIC POTENTIAL; OPTIMIZATION;

MEMORY-INTENSIVE BENCHMARKS; POWER-AWARE SOFTWARE PREFETCHING;

COMPUTER SOFTWARE;

EID: 38749108536     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-72685-2_20     Document Type: Conference Paper

References (14)

1. Vivek Tiwari, Sharad Malik, and Andrew Wolfe. Compilation Techniques for Low Energy: An Overview. In the Proceedings of the 1994 Symposium on Low-Power Electronics, San Diego, CA, October 1994.
2. T. Burd and R. Brodersen. Design issues for dynamic voltage scaling. In the Proceedings of International Symposium on Low Power Electronics and Design (ISLPED-00), June 2000.
3. Doug Burger, and Todd M. Austin. The SimpleScalar Tool Set, Version 2.0.
4. th International Symposium on Computer Architecture (ISCA 00), pages 83-94, June 2000.
5. th International Conference on Architectural Support for Programming Languages and Operating Systems, Santa Clara, CA, April 1991.
6. Todd C. Mowry. Tolerating Latency through Software-Controlled Data Prefetching. Doctor dissertation. Stanford University, March 1994.
7. Abdel-Hameed Badawy, Aneesh Aggarwal, Donald Yeung, and Chau-Wen Tseng. The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. Journal of Instruction-Level Parallelism. Vol 6, 2004.
8. Deepak N. Agarwal, Sumitkumar N. Pamnani, Gang Qu, and Donald Yeung. Transferring Performance Gain from Software Prefetching to Energy Reduction. In Proceedings of the 2004 International Symposium on Circuits and Systems (ISCAS2004). Vancouver, Canada. May 2004.
9. Fen Xie, Margaret Martonosi and Sharad Malik. Intraprogram Dynamic Voltage Scaling: Bounding Opportunities with Analytic Modeling. ACM Transactions on Architecture and Code Optimization. Vol.1, No.3, September 2004. pages 323-367.
10. T. Chen and J. Baer. Effective Hardware-Based Data Prefetching for High-Performance Processors. Transactions on Computers, Vol.44, No. 5, pages 609-623, May 1995.
11. W. F. van Gunsteren and H. J. C. Berendsen. GROMOS: GROningen Molecular Simulation software, tech. rep., Laboratory of Physical Chemistry, University of Groningen, Netherlands, 1988.
12. Juan Chen, Yong Dong, Huizhan Yi and Xuejun Yang. Energy-Constrained Prefetching Optimization in Embedded Applications. In Proceedings of International Conference of Embedded and Ubiquitous Computing (EUC 2005). Nagasaki, Japan, December 2005.
13. Juan Chen, Huizhan Yi, Yong Dong and Xuejun Yang. Study on Energy-Constrained Software Prefetching Optimization. In Journal of Software, ISSN 1000-9825, Vol. 17, No. 7, July 2006, p.1650-1660.
14. Sakurai T. and Newton A. Alpha-power model, and its application to CMOS inverter delay and other formulas. IEEE Journal Solid-State Circ. Vol. 25, 1990. p.584-594.