Latencies of conflicting writes on contemporary multicore architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4671 LNCS, Issue , 2007, Pages 318-327

  Weidendorfer, Josef ^a   Ott, Michael ^a   Klug, Tobias ^a   Trinitis, Carsten ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Cache; CMP; False sharing; Multicore

Indexed keywords

BUFFER STORAGE; COMPUTER ARCHITECTURE; HIERARCHICAL SYSTEMS; PARALLEL PROGRAMMING; PROGRAM PROCESSORS; STORAGE ALLOCATION (COMPUTER);

CACHE; CACHE HIERARCHY; FALSE SHARING; MULTICORE ARCHITECTURES;

PARALLEL PROCESSING SYSTEMS;

EID: 38149075228     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-73940-1_33     Document Type: Conference Paper

References (9)

1. Intel Corporation: Intel 64 and IA-32 Architectures: Software Developer's Manual, Denver, CO, USA (2006)
2. Torrellas, J., Lam, H.S., Hennessy, J.L.: False sharing and spatial locality in multiprocessor caches. IEEE Trans. Comput. 43(6), 651-663 (1994)
3. Papamarcos, M.S., Patel, J.H.: A low-overhead coherence solution for multiprocessors with private cache memories. In: ISCA '98: 25 years of the international symposia on Computer architecture (selected papers), pp. 284-290. ACM Press, New York (1998)
4. Archibald, J., Baer, J.-L.: Cache coherence protocols: evaluation using a multiprocessor simulation model. ACM Trans. Comput. Syst. 4(4), 273-298 (1986)
5. Bolosky, W.J., Scott, M.L.: False sharing and its effect on shared memory performance. In: Proc. of the USENIX Symposium on Experiences with Distributed and Multiprocessor Systems (SEDMS IV), San Diego, CA, pp. 57-71 (1993)
6. Desikan, R., Burger, D., Keckler, S.W.: Sharing speculation: A mechanism for low-latency access to falsely shared data. Technical Report CS-TR-03-05, The University of Texas at Austin, Department of Computer Sciences, Friday, 11 August, 106 16:16:41 GMT (2003)
7. Liu, K.C., King, C.T.: On the effectiveness of sectored caches in reducing false sharing misses. In: International Conference on Parallel and Distributed Systems (ICPADS '97), December 11-13, 1997, Seoul, Korea, Proceedings, pp. 352-359 (1997)
8. Kadiyala, M., Bhuyan, L.N.: A dynamic cache sub-block design to reduce false sharing. In: ICCD '95: Proceedings of the 1995 International Conference on Computer Design, Washington, DC, USA, p. 313. IEEE Computer Society Press, Los Alamitos (1995)
9. Sweazey, P., Smith, A.J.: A class of compatible cache consistency protocols and their support by the ieee futurebus. In: ISCA '86: Proceedings of the 13th annual international symposium on Computer architecture, pp. 414-423. IEEE Computer Society Press, Los Alamitos (1986)