Application insight through performance modeling

Conference Proceedings of the IEEE International Performance, Computing, and Communications Conference

Volumn , Issue , 2007, Pages 65-74

  Marin, Gabriel ^a   Mellor Crummey, John ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INSTRUCTION-LEVEL PARALLELISM; MACHINE RESOURCES; PERFORMANCE METRICS; TARGET ARCHITECTURE;

COMPUTER ARCHITECTURE; PARALLEL PROCESSING SYSTEMS; RESOURCE ALLOCATION;

COMPUTER SIMULATION;

EID: 36349010726     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PCCC.2007.358880     Document Type: Conference Paper

References (15)

1. The ASCI Sweep3D Benchmark Code. DOE Accelerated Strategic Computing Initiative. http: //www.11nl.gov/asci.benchmarks/asci/limited/sweep3d/ asci_sweep3d.html.
2. The Parallel Ocean Program (POP), http://climate.lanl.gov/Models/POP.
3. R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures: A Dependence-Based Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002.
4. B. Bennett and V. Kruskal. LRU Stack Processing. IBM Journal of Research and Development, 19(4):353-357, July 1975.
5. L. N. Chakrapani, J. Gyllenhaal, W. W. Hwu, S. A. Mahlke, K. V. Palem, and R. M. Rabbah. Trimaran: An Infrastructure for Research in Instruction-Level Parallelism. Lecture Notes in Computer Science, 3602:32-41, 2005.
6. P. C. Diniz and J. Abramson. SLOPE: A Compiler Approach to Performance Prediction and Performance Sensitivity Analysis for Scientific Codes. Cyberinfrastructure Technology Watch: Special Issue on HPC Productivity, 2(4B), Nov. 2006.
7. R. A. Huff. Lifetime-Sensitive Modulo Scheduling. In PLDI '93: Proceedings of the ACM SIGPLAN 1993 Conference on Programming Language Design and Implementation, pages 258-267, New York, NY, USA, 1993. ACM Press.
8. Intel Corporation. Intel Itanium2 Processor Reference Manual for Software Development and Optimizations, 2003.
9. G. Marin and J. Mellor-Crummey. Cross-Architecture Performance Predictions for Scientific Applications Using Parameterized Models. In Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, pages 2-13. ACM Press, June 2004.
10. G. Marin and J. Mellor-Crummey. Scalable CrossArchitecture Predictions of Memory Hierarchy Response for Scientific Applications. In Proceedings of the Los Alamos Computer Science Institute Sixth Annual Symposium, Santa Fe, NM, USA, Oct. 2005. http://lacsi.rice.edu/symposium/symposiumdownloads/lacsi_2005/ papers/pap108.pdf.
11. J. Mellor-Crummey. Using hpcviewer to Browse Performance Databases, Feb. 2004. http://www.hipersoft.rice.edu/hpctoolkit/tutorials/Using-hpcviewer.pdf.
12. J. Mellor-Crummey, R. J. Fowler, G. Marin, and N. Tallent. HPCVIEW: A Tool for Top-down Analysis of Node Performance. The Journal of Supercomputing, 23(1):81-104, 2002.
13. The OProfile website. http://oprofile.sourceforge.net/docs.
14. R. Srinivasan and O. Lubeck. MonteSim: A Monte Carlo Performance Model for In-order Microachitectures. SIGARCH Computer Architecture News, 33(5):75-80, 2005.
15. R. E. Tarjan. Testing Flow Graph Reducibility. Journal of Computer and System Sciences, 9:355-365, 1974.