GF(4) based synthesis of quaternary reversible/quantum logic circuits

Journal of Multiple-Valued Logic and Soft Computing

Volumn 13, Issue 4-6, 2007, Pages 583-603

  Khan, Mozammel H A ^a   Perkowski, Marek A ^b  

^a EAST WEST UNIVERSITY   (Bangladesh)

^b Department of Electrical and Computer Engineering   (United States)

Author keywords

Encoded binary logic; Multiple valued logic; Quantum logic; Quaternary Galois field decision diagram; Quaternary Galois field sum of products; Quaternary logic; Reversible logic

Indexed keywords

DECISION TABLES; FORMAL LOGIC; GATES (TRANSISTOR); QUANTUM COMPUTERS;

ENCODED BINARY LOGIC; MULTIPLE VALUED LOGIC; QUANTUM LOGIC; QUANTUM LOGIC CIRCUITS; QUATERNARY GALOIS FIELD DECISION DIAGRAM; QUATERNARY GALOIS FIELD SUM OF PRODUCTS; QUATERNARY LOGIC; REVERSIBLE LOGIC;

LOGIC CIRCUITS;

EID: 36348986074     PISSN: 15423980     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (10)

1. Curtis, E., Perkowski, M. (2004). A transformation based algorithm for ternary reversible logic synthesis using universally controlled ternary gates. Proc. IWLS 2004, Tamecula, California, USA, 2-4 June 2004.
2. Denier, N., Yen, B., Perkowski, M., Kerntopf, P. (2004). Synthesis of reversible circuits from a subset of Muthukrishnan-Stroud quantum multi-valued gates. Proc. IWLS 2004, Tamecula, California, USA, 2-4 June 2004.
3. Khan, M. H. A., Perkowski, M. A., Khan, M. R., Kerntopf, P. (2005). Ternary GFSOP minimization using Kronecker decision diagrams and their synthesis with quantum cascades. Journal of Multiple-Valued Logic and Soft Computing, 11, 2005, pp. 567-602.
4. Khan, M. H. A., Perkowski, M. A. (2004). Genetic algorithm based synthesis of multi-output ternary functions using quantum cascade of generalized ternary gates. Proc. of 2004 IEEE Congress on Evolutionary Computation (CEC 2004), Portland, Oregon, USA, 19-23 June 2004, pp. 2194-2201.
5. Khan, M. H. A., Perkowski, M. A., Khan, M. R. (2004). Ternary Galois field expansions for reversible logic and Kronecker decision diagrams for ternary GFSOP minimization. Proc. of 34th IEEE Int. Symp. on Multiple-Valued Logic (ISMVL 2004), Toronto, Canada, 19-22 May 2004, pp. 58-67.
6. Khan, M. H. A., Perkowski, M. A., Kermopf, P. (2003). Multi-output Galois field sum of products synthesis with new quantum cascades. Proc. 33rd IEEE Int. Symp. On Multiple-Valued Logic (ISMVL 2003), Tokyo, Japan, 16-19 May 2003, pp. 146-153.
7. Miller, D. M., Dueck, G., Maslov, D. (2004). A synthesis method for MVL reversible logic. Proc. 34th IEEE Int. Symp. On Multiple-Valued Logic (ISMVL 2004), Toronto, Canada, 19-22 May 2004, pp. 74-80.
8. Muthukrishnan, A., Stroud Jr., C. R. (2000). Multivalued logic gates for quantum computation. Physical Review A, 62, 052309/1-8.
9. Kalay, U., Hall, D., Perkowski, M. (1998). A minimal and universal test set for multiple-valued Galois field sum-of-products circuits. Proc. 7th Workshop on Post-Binary ULSI Systems, Fukuoka, Japan, May 1998, pp. 50-51.
10. Giesecke, N., Kim, D. H., Hossain, S., Perkowski, M. (2007). Search for universal ternary quantum gate sets with exact minimum costs. 37th IEEE Int. Symp. On Multiple-Valued Logic (ISMVL 2007), Oslo, Norway, 14-15 May 2007.