Ternary GFSOP minimization using kronecker decision diagrams and their synthesis with quantum cascades

Journal of Multiple-Valued Logic and Soft Computing

Volumn 11, Issue 5-6, 2005, Pages 567-602

  Khan, Mozammel H A ^a   Perkowski, Marek A ^b   Khan, Mujibur R ^a   Kerntopf, Pawel ^c  

^a EAST WEST UNIVERSITY   (Bangladesh)

^b Department of Electrical and Computer Engineering   (United States)

^c WARSAW UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

Galois field decision diagram; Galois field expansion; Galois field sum of products; Generalized toffoli gate; Multiple valued kronecker decision diagram; Quantum cascade; Quantum logic; Reversible logic; Shift gate; Swap gate; Ternary logic

Indexed keywords

CASCADE CONTROL SYSTEMS; ELECTRIC COMMUTATION; LOGIC GATES; MULTIPLEXING; NETWORKS (CIRCUITS); PHOTONS; POLARIZATION; SIGNAL PROCESSING;

GALOIS FIELD DECISION DIAGRAM; GALOIS FIELD EXPANSION; GALOIS FIELD SUM OF PRODUCTS (GFSOP); GENERALIZED TOFFOLI GATE; MULTIPLE-VALUED KRONECKER DECISION DIAGRAM; QUANTUM CASCADE; QUANTUM LOGIC; REVERSIBLE LOGIC; SHIFT GATE; TERNARY LOGIC;

DECISION THEORY;

EID: 23144441483     PISSN: 15423980     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (51)

1. Al-Rabadi, A. (2002). Novel Methods for Reversible Logic Synthesis and Their Application to Quantum Computing. Ph. D. Thesis, PSU, Portland, Oregon, USA.
2. Al-Rabadi, A., Perkowski, M. (2001). Multiple-Valued Galois Field S/D Trees for GFSOP Minimization and their Complexity. Proc. 31st IEEE Int. Symp. on Multiple-Valued Logic, Warsaw, Poland, 159-166.
3. Perkowski, M., Al-Rabadi, A., Kerntopf, P. (2002). Multiple-Valued Quantum Logic Synthesis. Proc. of 2002 International Symposium on New Paradigm VLSI Computing, Sendai, Japan, 41-47.
4. rdIEEE Int. Symp. On Multiple-Valued Logic, Tokyo, 146-153.
5. Nielsen, M., Chuang, I. (2000). Quantum Computation and Quantum Information, Cambridge University Press.
6. Mattle, K., Weinfurter, H., Kwiat, P.G., Zeilinger, A. (1996). Dense Coding in Experimental Quantum Communication. Physical Review Letters, 76, 4656-4659.
7. Chau, H. F. (1997). Correcting quantum errors in higher spin systems. Physical Review A, 55, R839-R841.
8. Rains, E. M. (1999). Nonbinary Quantum Codes. IEEE Trans. on Information Theory, 45, 1827-1832.
9. Ashikhmin, A., Knill, E. Non-binary quantum stabilizer codes. http://citeseer.nj.nec.com/ashikhmin00nonbinary.html
10. Gottesman, D. (1999). Fault-tolerant quantum computation with higher-dimensional systems. Chaos, Solitons, Fractals, 10(10), 1749-1758.
11. Aharonov, D., Ben-Or, M. (1996). Polynomial Simulations of Decohered Quantum Computers. (Online preprint quant-ph/9611029), 37th Annual Symp. on Foundations of Computer Science, Burlington, Vermont, 4655.
12. Burlakov, A. V., Chekhova, M. V., Karabutova, O.V., Klyshko, D.N., Kulik, S. P. (1999). Polarization state of a biphoton: quantum ternary. Physical Review A, 60, R4209.
13. Muthukrishnan, A., Stroud, Jr., C. R. (2000). Multivalued logic gates for quantum computation. Physical Review A, 62(5), 052309/1-8.
14. Brylinski, J. L., Brylinski, R. (2002). Universal Quantum Gates. Mathematics of Quantum Computation, CRC Press, LANL e-print quant-ph/010862.
15. Picton, P. (2000). A Universal Architecture for Multiple-Valued Reversible Logic. Multiple-Valued Logic - An International Journal, 5, 27-37.
16. Adams, K.J., McGregor, J. (2002). Comparison of Different Features of Quaternary Reed-Muller Canonical Forms and Some New Statistical Results. Proc. 32nd IEEE Int. Symp. on Multiple-Valued Logic, Boston, Massachusetts, 83-88.
17. Benjauthrit, B., Reed, I.S. (1976). Galois switching functions and their applications. IEEE Trans. on Computers, C-25(1), 79-86.
18. Dubrova, E., Muzio, J.C. (1996). Generalized Reed-Muller canonical form of a multiple-valued algebra. Multiple-Valued Logic - An International Journal, 104-109.
19. Falkowski, B.J., Rahardja, S. (1995). Efficient computation of quaternary fixed polarity Reed-Muller expansions. IEE Proc., Part E, 142(5), 345-352.
20. Green, D.H. (1989). Ternary Reed-Muller switching functions with fixed and mixed polarities. Int. J. Electronics, 67(5), 761-775.
21. Green, D.H. (1990). Reed-Muller expansions with fixed and mixed polarities over GF(4). IEE Proc. Part E, 137(5), 380-388.
22. Green, D.H., Taylor, I.S. (1974). Modular representations of multiple-valued logic systems. IEE Proc., Part E, 121(2), 166-172.
23. Kalay, U., Hall, D.V., Perkowski, M. (2000). Easily Testable Multiple-Valued Galois Field Sum-of-Products Circuits. Multiple Valued Logic - An International Journal, 5, 507-528.
24. Wesslekamper, T.C. (1978). Divided difference method for Galois switching functions. IEEE Trans. on Computers, C-27(3), 232-238.
25. De Vos, A., Raa, B., Storme, L. (2002). Generating the group of reversible logic gates. Journal of Physics A: Mathematical and General, 35, 7063-7078.
26. Macchiarulo, L., Civera, P. (1998). Ternary Decision Diagrams with Inverted Edges and Cofactors - an Application to Discrete Neural Networks Synthesis. Proc. 28th IEEE Int. Symp. on Multiple-Valued Logic, 58-63.
27. Miller, D. M., Drechsler, R. (2002). On the Construction of Multi-Valued Decision Diagrams. Proc. 32nd IEEE Int. Symp. on Multiple-Valued Logic, Boston, Massachusetts, 245-253.
28. Drechsler, R. (2002). Evaluation of Static Variable Ordering Heuristics for MDD Construction. Proc. 32nd IEEE Int. Symposium on Multiple-Valued Logic, Boston, Massachusetts, 254-260.
29. Drechsler, R., Miller, D.M. (1998). Decision Diagrams in Multi-Valued Logic. Multiple-Valued Logic - An International Journal, 4, 1-8.
30. Files, C., Perkowski, M.A. (2000). New Multi-valued Functional Decomposition Algorithm Based on MDDs. IEEE Trans. on Computer-Aided Design, 14, 1081-1086.
31. Hassoun, S., Sasao, T., Brayton, R.K. (eds.) (2002). Logic Synthesis and Verification, Boston/Dordrecht/London : Kluwer Academic Publishers, Chapters 11 and 15.
32. Jankovic, D., Günther, W., Drechsler, R. (2000). Lower Bound Sifting for MDDs. Proc. 30th IEEE Int. Symposium on Multiple-Valued Logic, Portland, Oregon, USA, 193-198.
33. Kam, T., Villa, T., Brayton, R., Sangiovanni-Vincentelli, A. (1998). Multi-Valued Decision Diagrams: Theory and Applications. Multiple-Valued Logic - An International Journal, 4, 9-24.
34. Sack, H., Dubrova, E., Meinel, C. (2000). Mod-p Decision Diagrams: A Data Structure for Multiple-Valued Functions. Proc. 30th IEEE Int. Symposium on Multiple-Valued Logic, Portland, Oregon, USA, 233-238.
35. Schmiedle, F., Günther, W., Drechsler, R. (2002). Dynamic Re-Encoding During MDD Minimization. Multiple-Valued Logic - An International Journal, 625-643.
36. rd IEEE Int. Symp. On Multiple-Valued Logic, Tokyo, 235-240.
37. rd IEEE Int. Symp. On Multiple-Valued Logic, Tokyo, 241-246.
38. rd IEEE Int. Symp. On Multiple-Valued Logic, Tokyo, 247-252.
39. rd IEEE Int. Symp. On Multiple-Valued Logic, Tokyo, 375-382.
40. rd IEEE Int. Symp. On Multiple-Valued Logic, Tokyo, 383-390.
41. Sarabi, A., Ho, P. F., Iravani, K., Daasch, W. R., Perkowski, M. A. (1993). Minimal Multi-Level Realization of Switching Functions Based on Kronecker Functional Decision Diagrams. Proc. of IEEE International Workshop on Logic Synthesis, IWLS '93, Tahoe City, CA, P3a-1-P3a-6.
42. http://www.ee.pdx.edu/~mperkows/=PUBLlCATIONS/=publications-2004.html
43. Khlopotine, A., Perkowski, M., Kerntopf, P. (2002). Reversible Logic Synthesis by Iterative Compositions. Proc. IWLS 2002, June 4-7.
44. Lukac, M., Pivtoraiko, M., Mischenko, A., Perkowski, M. (2002). Automated Synthesis of Generalized Reversible Cascades using Genetic Algorithms. Proceedings of Symposium on Boolean Problems, Freiberg, Germany.
45. Barenco, A., Bennett, C.H., Cleve, R., DiVincenzo, D.P., Margolus, N., Shor, P., Sleator, T., Smolin, J., Weinfurter, (1995). Elementary Gates For Quantum Computation. Physical Review A, 52, 3457-3467.
46. th IEEE/ACM Int'l Workshop on Logic and Synthesis, 197-202.
47. Price, M.D., Somaroo, S.S., Dunlop, A.E., Havel, T.F., Cory, D.G. (1999). Generalized methods for the development of quantum logic gates for an NMR quantum information processor. Physical Review A, 60(4), 2777-2780.
48. Price, M.D., Somaroo, S.S., Tseng, C.H., Core, J.C., Fahmy, A.H., Havel, T.F., Cory, D.G. (1999). Construction and Implementation of NMR Quantum Logic Gates for Two Spin Systems. Journal of Magnetic Resonance, 140, 371-378.
49. Kim, J., Lee, J-S., Lee, S. (2000). Implementation of the refined Deutsch-Jozsa algorithm on a three-bit NMR quantum computer. Physical Review A, 62, 022312.
50. Kim, J., Lee, J-S., Lee, S. (2000). Implementing unitary operators in quantum computation. Physical Review A, 62, 032312.
51. http://www.ee.pdx.edu/polo/