|
Volumn 2687, Issue , 2003, Pages 17-24
|
Reconfigurable hardware architecture for compact and efficient stochastic neuron
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ARTIFICIAL NEURONS;
FEED-FORWARD ARTIFICIAL NEURAL NETWORKS;
FIELD-PROGRAMMABLE GATE ARRAY;
GATE DENSITY;
HARDWARE ARCHITECTURE;
RE-CONFIGURABLE;
RECONFIGURABLE HARDWARES;
STOCHASTIC NEURONS;
STOCHASTIC PROCESS;
STOCHASTIC VALUES;
RECONFIGURABLE;
STATE OF THE ART;
ARCHITECTURAL DESIGN;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
COMPUTER HARDWARE;
HARDWARE;
NETWORK ARCHITECTURE;
NEURAL NETWORKS;
NEURONS;
RANDOM PROCESSES;
RECONFIGURABLE ARCHITECTURES;
STOCHASTIC SYSTEMS;
NEURAL NETWORKS;
RECONFIGURABLE HARDWARE;
|
EID: 26944444392
PISSN: 03029743
EISSN: 16113349
Source Type: Book Series
DOI: 10.1007/3-540-44869-1_3 Document Type: Article |
Times cited : (9)
|
References (10)
|