Taking evolutionary circuit design from experimentation to implementation: Some useful techniques and a silicon demonstration

IEE Proceedings: Computers and Digital Techniques

Volumn 151, Issue 4, 2004, Pages 295-300

  Stoica, A ^a   Zebulum, R S ^a   Guo, X ^b   Keymeulen, D ^a   Ferguson, M I ^a   Duong, V ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b Chromatech   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; EVOLUTIONARY ALGORITHMS; GATES (TRANSISTOR); LOGIC CIRCUITS; SEMICONDUCTING SILICON;

DIGITAL CIRCUITS DESIGN; EVOLUTIONARY CIRCUIT DESIGN; SILICON FABRICATION; TRANSISTOR LEVEL LOGIC DESIGN;

INTEGRATED CIRCUIT LAYOUT;

EID: 3543130086     PISSN: 13502387     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-cdt:20040503     Document Type: Article

References (15)

1. Stoica, A., Keymeulen, D., Zebulum, R.S., Thakoor, A., Daud, T., Klimech, G., Jin, Y., Tawel, R., and Duong, V.: 'Evolution of Analog Circuits on field Programmable Transistor Arrays'. Proc. of 2nd NASA/DoD Workshop on Evolvable Hardware (EH2000), Palo Alto, CA, 13-15 July 2000, pp. 99-108
2. Thompson, A., Layzell, P., and Zebulum, R.S.: 'Explorations in design space: unconventional electronics design through artificial evolution', IEEE Trans. Evol. Comput., 1999, pp. 167-196
3. Koza, J.R., Keane, M.A., and Streeter, M.J.: 'Evolving inventions', Sci. Am., 2003, pp. 52-59
4. Zebulum, R.S., Pacheco, M., and Vellasco, M.: 'Artificial evolution of active filters'. Proc. 1st NASA/DoD Workshop on Evolvable Hardware (EH), Pasadena, 19-21 June 1999, pp. 66-75
5. Lohn, J.D., and Colombano, S.P.: 'Automated analog circuit synthesis using a linear representation', Lecture Notes Comput. Sci., 1998, 1478, pp. 125-133
6. Stoica, A., Zebulum, R.S., Keymeulen, D., Ferguson, M.I., and Guo, X.: 'Scalability issues in evolutionary synthesis of electronic circuits: lessons learned and challenges ahead'. Proc. AAAI Workshop on Computational Synthesis, Stanford University, CA, 24-27 March 2003, pp. 233-238
7. Stoica, A., Zebulum, R.S., and Keymeulen, D.: 'Mixtrinsic evolution'. Proc. Int. Conf. on Evolvable Systems (ICES), Edinburgh, UK, 17-19 April 2000, pp. 208-217
8. Levi, D., and Guccione, S.: 'GeneticFPGA: Evolving stable circuits on mainstream FPGA devices'. Proc. 1st NASA/DoD Workshop on Evolvable Hardware, Computer Society, July 1999, pp. 12-17
9. Bertolet, A.R., and Clinton, K.P.N., Fuller, C.M., Gould, S.W., Hartman, S.P., Iadanza, J.A., Keyser, F.R., Millham, E.E., Reny, T.S., Worth, B.A., Yasar, G., and Zittritsch, T.J.: 'Programmable logic cell'. United States Patent 5,748,009, May 1998
10. McDermott, M.W., and Turner, J.E.: 'Configurable NAND/NOR element'. United States Patent 5,592,107, January 1997
11. Thompson, A.: 'Silicon evolution'. Proc. Conf. on Genetic Programming (GP), Stanford University, 29-31 July 1996, pp. 444-452
12. Horrocks, D.H., and Khalifa, Y.M.A.: 'Genetic Algorithm Design of Electronic Analogue Circuits Including Parasitic Effects'. Proc. 1st Online Workshop on Soft Computing, Nagoya University, 19-30 August 1996, vol. 1, pp. 274-278
13. Thompson, A.: 'On the automatic design of robust electronics through 'artificial evolution', Lecture Notes Comput. Sci., 1998, 1478, pp. 13-24
14. Guo, X., Stoica, A., Zebulum, R.S., and Keymeulen, D.: 'Development of consistent equivalent models by mixed-mode search'. Proc. IASTED Int. Conf. on Modelling and Simulation (MS), Palm Springs, CA, 24-26 February 2003, http://www.iasted.org/conferences/2003/palm/ms.htm
15. Stoica, A., Zebulum, R., and Keymeulen, D.: 'Polymorphic electronics'. Proc. Int. Conf. on Evolvable Systems, Tokyo, Japan, October 2001, pp. 291-302