-
1
-
-
0032139262
-
PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm
-
Aug
-
PRIMA A. Obadasioglu, M. Celik, and L. T. Pillage," PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm" IEEE Trans on Computer-Aided Design, Vol CAD-17, No 8 pp 645-654, Aug 1998
-
(1998)
IEEE Trans on Computer-aided Design
, vol.CAD-17
, Issue.8
, pp. 645-654
-
-
Prima, A.1
Celik, O.M.2
Pillage, L.T.3
-
2
-
-
0036911591
-
Robust and Passive Model Order Reduction for Circuits Containing Susceptance Elements
-
San Jose, CA, Nov 10-14
-
MMM Hui Zheng and Lawrence I. Peleggi, Robust and Passive Model Order Reduction for Circuits Containing Susceptance Elements. ICCAD Int. Conference on Computer Aided Design, San Jose, CA, Nov 10-14, 2002, p761-774
-
(2002)
ICCAD Int. Conference on Computer Aided Design
, pp. 761-774
-
-
Hui Zheng, M.M.M.1
Peleggi, L.I.2
-
4
-
-
33646064324
-
Mixtrinsic Evolution
-
T. Fogarty, J. Miller, A. Thompson and P. Thompson, (eds.), April, Edinburgh, UK. New York, USA, Springer Verlag
-
A. Stoica, R. Zebulum and D. Keymeulen. "Mixtrinsic Evolution". In T. Fogarty, J. Miller, A. Thompson and P. Thompson, (eds.), In Proc. of the Third International Conference on Evolvable Systems (ICES2000). April, 2000, Edinburgh, UK. New York, USA, Springer Verlag, (pg.208-217)
-
(2000)
Proc. of the Third International Conference on Evolvable Systems (ICES2000)
, pp. 208-217
-
-
Stoica, A.1
Zebulum, R.2
Keymeulen, D.3
-
5
-
-
0035242923
-
Reconfigurable VLSI Architectures for Evolvable Hardware: From Experimental Field Programmable Transistor Arrays to Evolution-Oriented Chips
-
Feb.
-
A. Stoica, R. Zebulum, D. Keymeulen, R. Tawel, T. Daud, and A. Thakoor, Reconfigurable VLSI Architectures for Evolvable Hardware: from Experimental Field Programmable Transistor Arrays to Evolution-Oriented Chips. In IEEE Trans. on VLSI Systems, Special Issue on Reconfigurable and Adaptive VLSI Systems, vol. 9, No. 1, Feb. 2001. (pp.227-232).
-
(2001)
IEEE Trans. on VLSI Systems, Special Issue on Reconfigurable and Adaptive VLSI Systems
, vol.9
, Issue.1
, pp. 227-232
-
-
Stoica, A.1
Zebulum, R.2
Keymeulen, D.3
Tawel, R.4
Daud, T.5
Thakoor, A.6
-
6
-
-
1542597563
-
EHWPack: An Evolvable Hardware Environment using the Spice Simulator and the Field Programmable Transistor Array
-
St. Louis, MO, ASME Press November 5-8
-
D. Keymeulen, Gerhard Klimeck, R. Zebulum, Adrian Stoica, Yili Jin, Carlos-Salazar Lazaro. "EHWPack: an Evolvable Hardware Environment using the Spice Simulator and the Field Programmable Transistor Array". In the Proc. of ANNIE'2000 (Smart Enginering System Design), St. Louis, MO, pp. 233-338, ASME Press November 5-8, 2000.
-
(2000)
Proc. of ANNIE'2000 (Smart Enginering System Design)
, pp. 233-338
-
-
Keymeulen, D.1
Klimeck, G.2
Zebulum, R.3
Stoica, A.4
Jin, Y.5
Lazaro, C.-S.6
|