Novel T-coil structure and implementation in a 6.4-Gb/s CMOS receiver to meet return loss specifications

Proceedings - Electronic Components and Technology Conference

Volumn , Issue , 2007, Pages 147-153

  Pillai, Edward ^a   Weiss, Jonas ^b  

^a IBM   (United States)

^b IBM   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC INDUCTORS; ELECTRONICS PACKAGING; INTEROPERABILITY; SPECIFICATIONS;

PACKAGE BANDWIDTH (BW); RETURN LOSS; SERIALIZER DESERIALIZER (SERDES);

ELECTRONICS INDUSTRY;

EID: 35348906100     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECTC.2007.373789     Document Type: Conference Paper

References (9)

1. E. R. Pillai, "40 Gbit/s "fish ladder" signal path and connectorized signal path in ceramic and organic packages for OC768 applications," Proceedings of IEEE Electrical Performance of Electronic Packaging Conference, pp. 239 - 242, October 2002.
2. S. Galal, B. Razavi, "40-Gb/s Amplifier and ESD Protection Circuit in 0.18-um CMOS Technology," Proceedings of IEEE Journal of Solid State Circuits, pp. 2389 - 2396, December 2004.
3. S. Galal, B. Razavi, "Broadband ESD Protection Circuits in CMOS Technology," Proceedings of IEEE Int. Solid State Circuits Conference, Session 10, High Speed Building Blocks, paper 10.5, 2003.
4. T. Toifl, M. Kossel, C. Menolfi, T. Morf, M. Schmatz, "A 23GHz differential amplifier with monolithically integrated T-coils in 0.09um CMOS technology," IEEE MTT-S Volume 1, pp. 239 - 242, June 2003.
5. st ed, Cambridge University Press, 2004, pp. 427-439.
6. Momentum, Available from Agilent Technologies, www.agilent.com.
7. L. Selmi, D. B. Estreich, B.Ricco, "Small-Signal MMIC Amplifiers with Bridged T-Coil Matching Networks," Proceedings of IEEE Journal of Solid State Circuits, pp. 1093-1096, July 1992.
8. High Frequency Structure Simulator (HFSS), Available from Ansoft Corporation, www.ansoft.com.
9. T. Beukema, M. Soma, K. Selander, S. Zier, B. L. Ji, P. Murfet, J. Mason, W. Rhee, H. Ainspan, B. Parker, and M. Beakes, "A 6.4Gb/s CMOS SerDes Core with Feedforward and Decision-Feedback Equalization," Digest of Technical Papers, IEEE Solid-State Circuits Conference, 2005, pp. 2633-2645.