LADT arithmetic improved and hardware implemented for FPGA -Based ECG data compression

ICIEA 2007: 2007 Second IEEE Conference on Industrial Electronics and Applications

Volumn , Issue , 2007, Pages 2230-2234

  Yongming, Yang ^a   Jungang, Liu ^a   Jianmin, Wei ^a  

^a CHONGQING UNIVERSITY   (China)

Author keywords

ECG data compression; FPGA; Hardware implementation; LADT algorithm

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; DATA COMPRESSION; ELECTROCARDIOGRAPHY; HIGH SPEED NETWORKS; LINEAR EQUATIONS;

HARDWARE IMPLEMENTATION; HARDWARE IMPLEMENTION; LINEAR APPROXIMATION DISTANCE THRESHOLD (LADT); VERY HIGH SPEED INTEGRATED CIRCUIT HARDWARE DESCRIPTION LANGUAGE (VHDL);

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 35248840518     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICIEA.2007.4318807     Document Type: Conference Paper

References (9)

1. Li Gang, Feng Jing, Lin Ling and Yu Qilian, "Fast Realization of the LADT ECG Data compression Method", Engineering in Medicine and Biology Magazine, IEEE. Vol.13, No. 2, pp. 255 - 258, April/May 1994.
2. S.G. Miaou, H.L.Yen and C.L.Linn, "Wavelet-based ECG compression using dynamic vetor quantization with tree codevectors in single codebook," IEEE Trans. Biomed.Eng.,Vol.47,No.7,pp. 255 -258 July 2002.
3. H. H. Chou, Y. J. Chen, Y. C. Shiau and T. S. Kuo, "An Effective and Efficient Compression Algorithm for ECG Signals With Irregular Periods", IEEE Trans Biomed.Eng.,Vol.53,No.6, pp. 1198 -1205, June 2006.
4. A. Alesanco, S. Olmos, R. S. H. Istepanian and J. Garcia," Enhanced Real-Time ECG Coder For Packetized Telecardiology Applications", IEEE Trans.on Information Technology in Biomedicine, Vol.10, No.2,pp. 229-236,April 2006.
5. A. Mishra., A. E. Hubbard, A cochlear filter implemented with a field-programmable gate array", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 49, No. 1, pp. 54 - 60, January 2002.
6. Francisco Cardells-Tormo and Pep-Lluis Molinet, "Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 53, No. 2, pp. 105 - 109, February 2006.
7. Y.Zafar and M.M. Ahmed, "A novel FPGA compliant micropipeline", , IEEE Transactions on Circuits and Systems II: Analog and Digital. Signal Processing, Vol. 52, No. 9, pp. 611 - 615, September 2005.
8. Spartan-3 FPGA Family: Complete Data Sheet, XILINX Corporation, DS099 March 4, 2004.
9. QI Jin and MO Zhi-wen "Improvement of the Quick: Fitting of LADT". Journal, of Sichuan Normal University (Natural Science), China, Vol.25, No.5, pp. 445-448, 2002.