SCOPUS 정보 검색 플랫폼

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 1166-1169

Designing, scheduling, and allocating flexible arithmetic components

(2) Kumar, Vinu Vijay a Lach, John a

a University of Virginia (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DIGITAL LIBRARIES; SCHEDULING ALGORITHMS; SIGNAL PROCESSING;

ALLOCATION ALGORITHM; APPLICATION SPECIFIC; COMPONENT LIBRARIES; DIGITAL SIGNAL PROCESSING (DSP); FLEXIBLE COMPONENTS; MULTIPLE OPERATIONS; PERFORMANCE PENALTIES; RECONFIGURABLE ARRAY;

SCHEDULING;

EID: 35248834668 PISSN: 03029743 EISSN: 16113349 Source Type: Book Series
DOI: 10.1007/978-3-540-45234-8_145 Document Type: Article

Times cited : (13)

References (7)

1
- 79955129768
- Morphable Multipliers
- Glesner, M., et al. (eds.): FPL 2002, Springer-Verlag, Berlin Heidelberg
- Chiricescu, S., et al.: Morphable Multipliers. In: Glesner, M., et al. (eds.): FPL 2002, Lecture Notes in Computer Science, LNCS 2438. Springer-Verlag, Berlin Heidelberg (2002) 647-656
- (2002) Lecture Notes in Computer Science, LNCS , vol.2438 , pp. 647-656
- Chiricescu, S.¹

2
- 0026970702
- Boolean Matching in Logic Synthesis
- Savoj, H., et al.: Boolean Matching in Logic Synthesis. Proceedings of the European Design Automation Conference (1992) 168-174
- (1992) Proceedings of the European Design Automation Conference , pp. 168-174
- Savoj, H.¹

3
- 0024682923
- Force-Directed Scheduling for the Behavioral Synthesis of ASIC's
- Paulin, P.G, and Knight, J.P: Force-Directed Scheduling for the Behavioral Synthesis of ASIC's. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 8, no. 6 (1989) 661-679
- (1989) IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems , vol.8 , Issue.6 , pp. 661-679
- Paulin, P.G.¹ Knight, J.P.²

4
- 0029359416
- Improved Force-Directed Scheduling in High-Throughput Digital Signal Processing
- Verhaegh, W.F.J., et al.: Improved Force-Directed Scheduling in High-Throughput Digital Signal Processing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 8 (1995) 945-960
- (1995) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol.14 , Issue.8 , pp. 945-960
- Verhaegh, W.F.J.¹

5
- 27644489396
- Addison-Wesley, Reading, MA
- Haralick, R.M., and Shapiro, L.G.: Computer and Vision. Addison-Wesley, Reading, MA (1992)
- (1992) Computer and Vision
- Haralick, R.M.¹ Shapiro, L.G.²

6
- 0028747089
- Integrating Binding Constraints in the Synthesis of Area-Efficient Self-Recovering Microarchitectures
- Högstedt, K., and Orailoglu, A.: Integrating Binding Constraints in the Synthesis of Area-Efficient Self-Recovering Microarchitectures. Proceedings of the International Conference on Computer Design (1994) 331-334
- (1994) Proceedings of the International Conference on Computer Design , pp. 331-334
- Högstedt, K.¹ Orailoglu, A.²

7
- 0027189120
- High-Level Synthesis of Fault-Secure Microarchitectures
- Karri, R., and Orailoglu, A.: High-Level Synthesis of Fault-Secure Microarchitectures. Proceedings of the Design Automation Conference (1993) 429-433
- (1993) Proceedings of the Design Automation Conference , pp. 429-433
- Karri, R.¹ Orailoglu, A.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.