New GALS technique for datapath architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2799, Issue , 2003, Pages 161-170

  Krstić, Miloš ^a   Grass, Eckhard ^a  

^a IHP   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTERS;

DATA-PATH ARCHITECTURE; GALS ARCHITECTURE; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS; HARDWARE IMPLEMENTATIONS; LOCAL RING; TIME-OUTS;

HARDWARE;

EID: 35248820574     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-39762-5_18     Document Type: Article

References (7)

1. K. Y. Yun, R. P. Donohue, Pausible Clocking: A first step toward heterogeneous systems, In Proc. International Conference on Computer Design (ICCD), October 1996.
2. D. S. Bormann, P. Y. K. Cheoung, Asynchronous Wrapper for Heterogeneous Systems, In Proc. International Conf. Computer Design (ICCD), October 1997.
3. J. Muttersbach, Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems, Doctor of Technical Sciences Dissertation, ETH Zurich, Switzerland, 2001.
4. S. Moore, et al., Self Calibrating Clocks for Globally Asynchronous Locally Synchronous System, In Proc. International Conference on Computer Design (ICCD), September 2000.
5. D. M. Chapiro, Globally-Asynchronous Locally-Synchronous Systems, PhD thesis, Stanford University, October 1984.
6. S. Moore, et al., Point to Point GALS interconnect, In Proc. International Symposium on Asynchronous Circuits and Systems, pp. 69-75, April 2002.
7. K. Y. Yun, D. Dill, Automatic synthesis of extended burst-mode circuits: Part I and II, IEEE Transactions on Computer-Aided Design, 18(2), pp. 101-132, February 1999.