Mapping statecharts to verilog for hardware/software co-specification

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2805, Issue , 2003, Pages 282-300

  Qin, Shengchao ^a   Chin, Wei Ngan ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Homomorphism; Operational semantics; Statecharts; Verilog

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; FORMAL METHODS; HARDWARE; HARDWARE-SOFTWARE CODESIGN; MAPPING; SEMANTICS; SPECIFICATIONS;

GRAPHICAL DESCRIPTION; HARDWARE AND SOFTWARE; HOMOMORPHISM; OPERATIONAL SEMANTICS; PARALLEL COMPOSITION; SEMANTICS-PRESERVING MAPPING; SPECIFICATION PROCESS; STATECHARTS;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 35248818453     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45236-2_17     Document Type: Article

References (23)

1. J.-R. Beauvais, et. al., "A Translation of Statecharts to Signal/DC+", Technical Report, IRISA, 1997.
2. Alexandre David, M. Oliver Möller and Wang Yi, "Formal Verification of UML Statecharts with Real-Time Extensions", in the Proc. of Fundamental Approaches to Software Engineering (FASE 2002), LNCS 2306, pp. 218-232, Springer-Verlag, 2002.
3. M. Gordon, "The Semantic Challenge of Verilog HDL", In the Proc. of Tenth Annual IEEE Symposium on Logic in Computer Science, IEEE Computer Society Press, pp. 136-145, 1995.
4. D. Harel, "Statecharts: a Visual Formalism for Complex Systems", Science of Computer Programming, vol.8, no.3, pp. 231-274, 1987.
5. D. Harel, "On Visual Formalisms", Communications of the ACM, Vol. 31,No. 5, pp. 541-530, 1988.
6. D. Harel and A. Naamad, "The STATEMATE Semantics of Statecharts", ACM Transactions on Software Engineering and Methodology, Vol. 5, No. 4, pp. 293-333, October, 1996.
7. J. He, "An Algebraic Approach to the VERILOG Programming", in the Proc. of 10th Anniversary Colloquium of the United Nations University/International Institute for Software Technology (UNU/IIST), Springer-Verlag, 2002.
8. J. He and Q. Xu, "An Operational Semantics of a Simulator Algorithm", in the Proc. of the 2000 International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'2000), Las Vegas, Nevada, USA, June 26-29, 2000.
9. J.J.M. Hooman, S. Ramesh, and W.P. de Roever, "A Compositional Axiomatization of Statecharts", Theoretical Computer Science 101, pp. 289-335, 1992.
10. IEEE Computer Society, IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language (IEEE std 1364-1995), 1995.
11. G. Lüttgen, M. von der Beeck, and R. Cleaveland, "A Compositional Approach to Statecharts Semantics", NASA/CR-2000-210086, ICASE Report No.2000-12, March, 2000.
12. A. Maggiolo-Schettini, A. Peron, and S. Tini, "Equivalences of Statecharts", in 7th International Conference on Concurrency Theory (CONCUR'96), Pisa, Italy, Aug. 1996, LNCS 1119, pp.687-702, Springer-Verlag.
13. E. Mikk, Y. Lakhnech, M. Siegel and G. Holzmann, "Implementing Statecharts in Promela/SPIN", in the Proc. of the 2nd IEEE Workshop on Industrial-Strength Formal Specification Techniques, IEEE Computer Society, 1999.
14. A. Pnueli and M. Shalev, "What is in a Step: On the Semantics of Statecharts", in the Proc. of the Symposium on Theoretical Aspects of Computer Software, LNCS 526, pp. 244-264, Springer-Verlag, Berlin.
15. S. Qin and J. He, "An Algebraic Approach to Hardware/software Partitioning", in the Proc of the 7th IEEE International Conference on Electronics, Circuits and Systems (ICECS'2k), IEEE Computer Society Press, pp 273-276, Lebanon, Dec., 2000.
16. S. Qin and J. He, "Partitioning Program into Hardware and Software", in the Proc of APSEC 2001, IEEE Computer Society Press, pp. 309-316, Macau, Dec., 2001.
17. S. Qin, J. He, Z. Qiu, and N. Zhang, "Hardware/Software Partitioning in Verilog", in the 4th International Conference for Formal Engineering Methods (ICFEM2002), LNCS 2495, pp. 168-179, Springer-Verlag.
18. E. Sekerinski and R. Zurob, "Translating Statecharts to B", in B. Butler, L. Petre, and K. Sere, eds.,Proc. of the 3rd International Conference on Integrated Formal Methods, Turku, Finland, LNCS 2335, pp. 128-144, Springer-Verlag, 2002.
19. S. Seshia, R. Shyamasundar, A. Bhattacharjee and S. Dhodapkar, "A Translation of Statecharts to Esterel", In J. Wing, J. Woodcock, and J. Davies, eds., FM99: World Congress on Formal Methods, LNCS 1709, pp. 983-1007, 1999.
20. A. Sowmya and S. Ramesh, "Extending Statecharts with Temporal Logic", IEEE Transactions on Software Engineering, Vol. 24, No. 3, March, 1998.
21. M. von der Beeck, "A Comparison of Statecharts Variants", in Formal Techniques in Real-Time and Fault-Tolerant Systems, L. de Roever and J. Vytopil, Eds. LNCS 863, pp. 128-148, Springer-Verlag, New York.
22. Zhu H., J. Bowen and He J., "From Operational Semantics to Denotational Semantics for Verilog", in the Proc. of CHARME 2001, LNCS 2144, pp. 449-464.
23. H. Zhu, J. Bowen and J. He, "Soundness, Completeness and Non-redundancy of Operational Semantics for Verilog Based on Denotational Semantics", in the 4th International Conference for Formal Engineering Methods (ICFEM2002), LNCS 2495, pp. 600-612, Springer-Verlag.