Formal verification of uml statecharts with real-time extensions

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2306, Issue , 2002, Pages 218-232

  David, Alexandre ^a   Oliver Moller M ^b   Yi, Wang ^a  

^a UPPSALA UNIVERSITY   (Sweden)

^b AALBORG UNIVERSITY   (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATA THEORY; MODEL CHECKING; SEMANTICS; SOFTWARE ENGINEERING;

DEADLOCK FREEDOM; HIERARCHICAL TIMED AUTOMATA; OPERATIONAL SEMANTICS; REAL TIME MODELING; REAL-TIME EXTENSION; RESPONSE PROPERTIES; TIMED AUTOMATA; UML STATECHARTS;

FORMAL VERIFICATION;

EID: 84958778942     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45923-5_15     Document Type: Conference Paper

References (19)

1. Luca Aceto and Fran¸cois Laroussinie. Is your Model Checker on Time? In Proc. 24th Int. Symp. Math. Found. Comp. Sci. (MFCS’99), Szklarska Poreba, Poland, Sep. 1999, volume 1672 of Lecture Notesi n Computer Science, pages 125–136. Springer–Verlag, 1999.
2. Rajeev Alur and Thomas A. Henzinger. Real-time Logics: Complexity and Expressiveness. Information and Computation, 1(104):35–77, 1993. preliminary version appeared in Proc. 5th LICS, 1990.
3. Tobias Amnell, Gerd Behrmann, Johan Bengtsson, Pedro R. D’Argenio, Alexandre David, Ansgar Fehnker, Thomas Hune, Bertrand Jeannet, Kim G. Larsen, M. Oliver Moller, Paul Pettersson, Carsten Weise, and Wang Yi. Uppaal - Now, Next, and Future. In Proc. of the Summer School on Modelling and Verification of Parallel Processes (MOVEP’2k), Nantes, France, June 19 to 23, 2001.
4. Alexandre David and M. Oliver Moller. From HUppaal to Uppaal: A Translation from Hierarchical Timed Automata to Flat Timed Automata. Research Series RS- 01-11, BRICS, Department of Computer Science, University of Aarhus, March 2001. see http://www.brics.dk/RS/01/11/.
5. Bruce Powel Douglass. Real-Time UML, Second Edition - Developing Efficient Objectsfo r Embedded Systems. Addison-Wesley, 1999.
6. David Harel and Eran Gery. Executable Object Modeling with Statecharts. IEEE Computer, 7(30):31–42, July 1997.
7. Klaus Havelund, Arne Skou, Kim G. Larsen, and Kristian Lund. Formal Modelling and Analysis of an Audio/Video Protocol: An Industrial Case Study Using Uppaal. In Proc. of the 18th IEEE Real-Time Systems Symposium, pages 2–13. IEEE Computer Society Press, December 1997.
8. Thomas. A. Henzinger, Xavier Nicollin, Joseph Sifakis, and Sergio Yovine. Symbolic Model Checking for Real-Time Systems. Information and Computation, 111(2):193–244, 1994.
9. Gerand J. Holzmann. The Model Checker SPIN. IEEE Transactions on Software Engineering, 23(5):279–295, May 1997.
10. Thomas S. Hune, Judi Romijn, Marielle Stoelinga, and Frits W. Vaandrager. Linear parametric model checking of timed automata. Research Series RS-01-5, BRICS, Department of Computer Science, University of Aarhus, January 2001. 44 pp.
11. Paul Pettersson Kim G. Larsen and Wang Yi. Model-Checking for Real-Time Systems. In Proc. of the 10th International Conference on Fundamentalsof Computation Theory, volume 965 of Lecture Notesi n Computer Science, pages 62–88. Springer–Verlag, 1995.
12. Kim G. Larsen, Paul Pettersson, and Wang Yi. Uppaal in a Nutshell. Int. Journal on Software Toolsf or Technology Transfer, 1(1–2):134–152, October 1997.
13. Johan Lilius and Ivan Porres. Formalising UML State Machines for Model Checking. In UML’99 - The Unified Modeling Language, volume 1723 of Lecture Notes in Computer Science, pages 430–445. Springer–Verlag, October 1999.
14. Magnus Lindahl, Paul Pettersson, and Wang Yi. Formal Design and Analysis of a Gear Controller. In Proc. of the 4th International Workshop on Tools and Algorithms for the Construction and Analysis of Systems., volume 1384 of Lecture Notesin Computer Science, pages 281–297. Springer–Verlag, 1998.
15. Henrik L¨onn and Paul Pettersson. Formal Verification of a TDMA Protocol Start- Up Mechanism. In Proc. of IEEE Pacific Rim International Symposium on Fault- Tolerant Systems, pages 235–242, 1997.
16. ObjectGeode is a commercial product of Verilog. Documentation and whitepapers are available from http://www.telelogic.com/ObjectGeode/Geode Articles.asp.
17. Carsta Petersohn and Luis Urbina. A timed semantics for the STATEMATE implementation of statecharts. In John Fitzgerald, Cliff B. Jones, and Peter Lucas, editors, FME’97: Industrial Applications and Strengthened Foundations of Formal Methods(Pr oc. 4th Intl. Symposium of Formal MethodsEur ope, Graz, Austria, September 1997), volume 1313 of Lecture Notesi n Computer Science, pages 553–572. Springer–Verlag, September 1997. ISBN 3-540-63533-5.
18. Rhapsody is a commercial product of I-Logix. Documentation and whitepapers are available from http://www.ilogix.com/quick flinks/whitepapers/index.cfm.
19. visualStateTM is a commercial product of IAR Systems. Detailled information is available from http://www.iar.com