Compact Procedural Implementation in DSP Software Synthesis Through Recursive Graph Decomposition

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3199, Issue , 2004, Pages 47-61

  Ko, Ming Yung ^a   Murthy, Praveen K ^a   Bhattacharyya, Shuvra S ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA FLOW ANALYSIS; DIGITAL SIGNAL PROCESSING; EMBEDDED SYSTEMS; SIGNAL PROCESSING; SUBROUTINES; SYNTHESIS (CHEMICAL);

DATAFLOW SPECIFICATIONS; DIGITAL SIGNAL PROCESSING (DSP); DSP APPLICATION; DSP SOFTWARE SYNTHESIS; EFFECTIVE APPROACHES; GRAPH DECOMPOSITIONS; RECURSIVE DECOMPOSITION; SOFTWARE SYNTHESIS;

APPLICATION PROGRAMS;

EID: 35048845123     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30113-4_5     Document Type: Article

References (18)

1. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee. Software Synthesis from Dataflow Graphs. Kluwer Academic Publishers. 1996.
2. J. Buck and R. Vaidyanathan. Heterogeneous modeling and simulation of embedded systems in El Greco. In Proceedings of the International Workshop on Hardware/Software Co-Design, May 2000.
3. J. Eker et al. Taming heterogeneity - the Ptolemy approach. Proceedings of the IEEE, January 2003.
4. M. Karczmarek, W. Thies, and S. Amarasinghe. Phased scheduling of stream programs. Proceedings of Languages, Compilers, and Tools for Embedded Systems (LCTES'03), pages 103-112, San Diego, California, June 2003.
5. M. Karczmarek, W. Thies, and S. Amarasinghe. Streamlt: A Language for Streaming Applications. Proceedings of the International Conference on Compiler Construction, Grenoble, France, April 2002.
6. M. Ko, P. K. Murthy, and S. S. Bhattacharyya. Compact procedural synthesis of DSP software through recursive graph decomposition. Technical Report UMIACS-TR-2004-41, Institute for Advanced Computer Studies, University of Maryland at College Park, 2004.
7. K. N. Lalgudi, M. C. Papaefthymiou, and M. Potkonjak. Optimizing computations for effective block-processing. ACM Transactions on Design Automation of Electronic Systems, 5(3):604-630, July 2000.
8. R. Lauwereins, M. Engels, M. Ade, and J. A. Peperstraete. Grape-II: A system-level prototyping environment for DSP applications. IEEE Computer Magazine, 28(2):35-43, February 1995.
9. E. A. Lee and D. G. Messerschmitt. Synchronous dataflow. Proceedings of IEEE, vol. 75, pp. 1235-1245, September 1987.
10. R. Leupers and P. Marwedel. Time-constrained code compaction for DSP's. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(1):112-122, March 1997.
11. P. K. Murthy and S. S. Bhattacharyya. Buffer merging : a powerful technique for reducing memory requirements of synchronous dataflow specifications. ACM Transactions on Design Automation of Electronic Systems, 9(2):212-237, April 2004.
12. P. K. Murthy, E. G. Cohen, and S. Rowland. System Canvas: A new design environment for embedded DSP and telecommunication systems. In Proceedings of the International Workshop on Hardware/Software Co-Design, April 2001.
13. P. R. Panda, F. Catthoor, N. D. Dutt, et. al. Data and Memory Optimization Techniques for Embedded Systems. ACM Transactions on Design Automation for Electronic Systems, 6(2): 149-206, April 2001.
14. S. Ritz, M. Pankert, V. Zivojnovic, and H. Meyer. Optimum vectorization of scalable synchronous dataflow graphs. Proceedings of the International Conference on Application Specific Array Processors, pp. 285-296, October 1993.
15. C. B. Robbins. Autocoding Toolset software tools for automatic generation of parallel application software. Technical report, Management, Communications & Control, Inc., 2002.
16. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System design using Kahn process networks: the Compaan/Laura approach. In Proceedings of the Design, Automation and Test in Europe Conference, February 2004.
17. W. Sung and S. Ha. Memory Efficient Software Synthesis using Mixed Coding Style from Dataflow Graph. IEEE Transactions on VLSI Systems, Vol. 8, pp 522-526, October 2000.
18. E. Zitzler, J. Teich, and S. S. Bhattacharyya. Multidimensional exploration of software implementations for DSP algorithms. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, pp. 83-98, February 2000.