X/Ku band CMOS LNA design techniques

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 389-392

  Afshar, Bagher ^a   Niknejad, Ali M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; GAIN MEASUREMENT; NOISE FIGURE;

FREQUENCY TUNING; POWER GAIN;

LOW NOISE AMPLIFIERS;

EID: 34748921926     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320956     Document Type: Conference Paper

References (6)

1. J. R. Long, "A low-voltage 5.1-5.8GHz image-reject downconverter RFIC," IEEE J. Solid-State Circuits,vol. 35, pp. 1320-1328, Sept. 2000.
2. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter-wave CMOS design," IEEE J. Solid-State Circuits, vol. 40, pp. 144-155, Jan. 2005.
3. A. Babakhani, X. Guan, A. Komijani,A Natarajan, A. Hajimiri, "A 77GHz 4-Element Phase-Array Reciever with On-Chip Dipole Antennas in Silicon," IEEE ISSCC Dig. Tech. Papers, pp. 180-181, Feb. 2006.
4. S. S. Taylor, "FET Noise Modeling and LNA Design," talk at UC Berkeley, April 2004.
5. D. K. Shaeffer, et al., "A 1.5-V, 1.5-GHz CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 32, pp. 745-759, May 1997.
6. A. M. Niknejad, "Modeling of passive elements with ASITIC," RFIC Digest of Papers, 2002, pp. 303-306.