A 100 MHz - 2.5 GHz direct conversion CMOS transceiver for SDR applications

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2007, Pages 189-192

  Cafaro, Gio ^a   Gradishar, Tom ^a   Heck, Joe ^a   Machan, Steve ^a   Nagaraj, Geetha ^a   Olson, Scott ^a   Salvi, Raul ^a   Stengel, Bob ^a   Ziemer, Bill ^a  

^a MOTOROLA INC   (United States)

Author keywords

CMOS; DDS; Direct conversion; SDR; Transceiver

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; FREQUENCY SYNTHESIZERS; NOISE FIGURE; PHASE NOISE;

CARRIER SUPPRESSION; DIRECT CONVERSION; FLEXIBLE PROGRAMMING; MULTIPLE WIRELESS PROTOCOLS; VOLTAGE GAIN;

TRANSCEIVERS;

EID: 34748841980     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2007.380862     Document Type: Conference Paper

References (15)

1. J. Mitola, "The Software radio architecture," IEEE Communications Magazine, vol. 33, no. 5, May 1995, pp. 26-38.
2. J. Mitola, C. Maguire, "Cognitive radio: making software radios more personal," IEEE Personal Communications, vol. 6., Issue 4, August 1999, pp. 13-18.
3. J. Walko, "Cognitive radio," IEE Review, vol. 51, Issue 5, May 2005, pp. 34-37.
4. K. Araki, et. al., "Implementation and performance of a multi-band transceiver for software defined radio, " IEEE Radio and Wireless Conf., September 2004, pp. 207-210.
5. M. Steyaert, B.D. Muer, P. Leroux, M. Borremans, K. Mertens, "Low-voltage low-power CMOS-RF transceiver design," IEEE Trans. on Microwave Theory and Tech., vol. 50, no. 1, January 2002, pp. 281-287.
6. P. Zhang, et. al., "A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18 micron CMOS," IEEE Journal of Solid-State Circuits, vol. 40, no. 9, September 2005, pp. 1932-1939.
7. T. Maeda, et. Al., "Low-power-consumption direct-conversion CMOS transceiver for multi-standard 5-GHz wireless LAN systems with channel bandwidths of 5-20 MHz," IEEE Journal of Solid-State Circuits, vol. 41, no. 2, February 2006, pp. 375-383.
8. R. Bagheri, et. al., "Software-defined radio: dream to reality," IEEE Communications Magazine, August 2006, pp. 111-118.
9. E. Bautista, B. Bastani, J. Heck, "A high IIP2 downconversion mixer using dynamic matching," IEEE Journal of Solid-State Circuits, vol. 35, December 2000, pp. 1934-1941.
10. E. Bautista, B. Bastani, J. Heck, "Method and apparatus providing improved intermodulation distortion protection," US Patent 6125272, September 26, 2000.
11. O. Charlon, et. al., "A low-power high-performance SiGe BiCMOS 802.11a/b/g transceiver IC for cellular and Bluetooth co-existence applications," IEEE Jounal of SolidState Circuits, vol. 44, no.7, July 2006, pp. 1503-1512.
12. J. Juan, R. Stengel, F. Martin, D. Bockelman, "Cascaded delay locked loop circuit," US Patent 6891420, December 26, 2006
13. D. Bockelman, J. Juan, "Time interpolating direct digital synthesizer," US Patent 6353649, March 5, 2002.
14. F. Martin, R. Stengel, J. Juan, "Method and apparatus for digital frequency synthesis," US Patent 7154978, May 10, 2005.
15. T. Gradishar, R. Stengel, "Method and apparatus for noise shaping in direct digital synthesis circuits," US Patent 7143125, November 28, 2006.