Low-power low-noise neural amplifier in 0.18μm FD-SOI technology

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 805-808

  Kim, Donghwi ^a   Kamoua, Ridha ^a   Stanaćević, Milutin ^a  

^a Stony Brook University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONSTRAINT THEORY; ELECTRIC POWER UTILIZATION; RESISTORS; SILICON ON INSULATOR TECHNOLOGY;

FD-SOI TECHNOLOGY; INPUT-REFERRED NOISE; NEURAL AMPLIFIER; SYMMETRIC PSEUDO RESISTOR;

LOW NOISE AMPLIFIERS;

EID: 34548850397     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. W. F. Agnew and D. B. McCreery, Neural Prostheses, Fundamental Studies, New York: Prentice-Hall, 1990.
2. R. P. Wider, E. V. Jones, T. C. Wind and R. F. Edlich, "Functional electrical stimulation cycle ergometer exercise for spinal cord injured patients," Journal of Long Term Effects of Medical Implants, 12(3), pp. 161-74, 2002.
3. R. R. Harrison and C. Charles, "A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications," IEEE Journal of Solid-State Circuits, Vol.38, No.6, June 2003.
4. C. Charles and R. R. Harrison, "A Floating Gate Common Mode Feedback Circuit for Low Noise Amplifier," IEEE Southwest Symposium, on Mixed Signal Design, pp.180-185, Las Vegas, USA, Feb. 2003.
5. A. Veeravalli, E. Sanchez-Sinencio, and J. Silva-Martinez, "Transconductance amplifier structures with very small transconductances: A comparative design approach," IEEE J. Solid-State Circuits, Vol. 37, No. 6, pp. 530-532, May 23 2002.
6. J. Ji and K. D. Wise, "An implantable CMOS circuit interface for multiplexed microelectrode recording arrays," IEEE J. Solid-State Circuits, vol. 27, pp. 433-443, Mar. 1992.
7. A. P. Chandran, K. Najafi, and K. D. Wise, "A new DC baseline stabilization scheme for neural recording microprobes," in Proc. 1st Joint EMBS/BMES Conf. Atlanta, GA, Oct. 13-16, 1999.
8. P. Mohseni and K. Najafi, "A Fully Integrated Neural Recording Amplifier with DC Input Stabilization," IEEE Transactions on Biomedical Engineering, Vol.51, No.5, May 2004.
9. T. Delbruck and C. A. Mead, "Analog VLSI Adaptive, logarithmic wide dynamic range photoreceptor," in Proceeding of IEEE International Symposium, on Circuits and Systems, Vol.4, 1994.
10. J. Huijsing, R. Plassche, and W. Sansen, Analog Circuit Design, Kluwer Academic Publishers, 1993.
11. Massachusetts Institute of Technology Lincoln Laboratory, MITLL low-power FDSOI CMOS process: Design guide, September 2006.
12. D. Flandre, J. P. Colinge, J. Chen, D. De. Ceuster, J. P. Eggermont, L. Ferreira, B. Gentinne, P. G. A. Jespers and A. Viviani, "Fully-depleted SOI CMOS technology for low-voltage low-power mixed digital/analog/microwave circuits", Analog Integrated Circuits and Signal Processing, vol.21, pp. 213-228, Dec. 1999.
13. J. P. Colinge, "Fully-Depleted SOI CMOS for Analog Applications," IEEE Transaction on Electron Devices, vol. 45, no. 5, May 1998.