메뉴 건너뛰기




Volumn , Issue , 2007, Pages 2244-2247

Simplified low-voltage CMOS syllabic companding log domain filter

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

EID: 34548820483     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378729     Document Type: Conference Paper
Times cited : (1)

References (5)
  • 1
    • 0031077150 scopus 로고    scopus 로고
    • Externally linear time-invariant systems and their applications to companding signal processors
    • Feb
    • Y.Tsividis, "Externally linear time-invariant systems and their applications to companding signal processors, " IEEE Trans. Circuits and Systems II, vol.44, pp.65-85, Feb. 1997.
    • (1997) IEEE Trans. Circuits and Systems II , vol.44 , pp. 65-85
    • Tsividis, Y.1
  • 2
    • 0035693074 scopus 로고    scopus 로고
    • Noise and power reduction in filters through the use of adjustable biasing
    • Dec
    • N.Krishnapura and Y.Tsividis, "Noise and power reduction in filters through the use of adjustable biasing, " IEEE J. Solid-State Circuits, vol.36, pp.1912-1920, Dec. 2001.
    • (2001) IEEE J. Solid-State Circuits , vol.36 , pp. 1912-1920
    • Krishnapura, N.1    Tsividis, Y.2
  • 4
    • 0035392692 scopus 로고    scopus 로고
    • A micropower class-AB log-domain filter for DECT applications
    • July
    • D. Python and C. C. Enz, "A micropower class-AB log-domain filter for DECT applications, " IEEE J. Solid-State Circuits, vol.36, pp.1067-1075, July 2001.
    • (2001) IEEE J. Solid-State Circuits , vol.36 , pp. 1067-1075
    • Python, D.1    Enz, C.C.2
  • 5
    • 1242308369 scopus 로고    scopus 로고
    • A "divide and conquer" technique for implementing wide dynamic range continuoustime filters
    • Feb
    • Y. Palaskas, Y. Tsividis, V. Prodanov, and V. Boccuzzi, "A "divide and conquer" technique for implementing wide dynamic range continuoustime filters, " IEEE J. Solid-State Circuits, vol.39, pp.297-307, Feb. 2004.
    • (2004) IEEE J. Solid-State Circuits , vol.39 , pp. 297-307
    • Palaskas, Y.1    Tsividis, Y.2    Prodanov, V.3    Boccuzzi, V.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.