Caronte: A methodology for the implementation of partially dynamically self-reconfiguring systems on FPGA platforms

IFIP International Federation for Information Processing

Volumn 240, Issue , 2007, Pages 87-109

  Donato, Alberto ^a   Ferrandi, Fabrizio ^a   Redaelli, Massimo ^a   Santambrogio, Marco Domenico ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER OPERATING SYSTEMS; DYNAMIC MODELS; LINUX; MICROPROCESSOR CHIPS; OPEN SOURCE SOFTWARE; PROGRAMMABLE LOGIC CONTROLLERS; REAL TIME SYSTEMS; RECONFIGURABLE HARDWARE; SPECIFICATIONS;

EXTERNAL HARDWARE; FPGA PLATFORMS; GNU/LINUX; PARTIAL DYNAMIC RECONFIGURATION; RECONFIGURABLE; SOFTWARE PROCESS; SOFTWARE REQUIREMENTS; SYSTEM SPECIFICATION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34548776547     PISSN: 15715736     EISSN: None     Source Type: Book Series    
DOI: 10.1007/978-0-387-73661-7_7     Document Type: Conference Paper

References (23)

1. Derek R. Curd. Dynamic Reconfiguration of RocketIO MGT Attributes. Technical Report XAPP660, Xilinx Inc., February 2004.
2. Vince Ech, Punit Kalra, Rick LeBlanc, and Jim McManus. In-Circuit Partial Reconfiguration of RocketIO Attributes. Technical Report XAPP662, Xilinx Inc., January 2003.
3. Marco D. Santambrogio. A methodology for dynamic reconfigurability in embedded system design. Master's thesis, Politecnico di Milano, 2004. http://www.micro.elet.polimi.it/people/santa.
4. Marco D. Santambrogio. Dynamic reconfigurability in embedded system design - a model for the dynamic reconfiguration. Master's thesis, University of Illinois at Chicago, 2004. http://www.micro.elet.polimi.it/ people/santa.
5. Fabrizio Ferrandi, Marco D. Santambrogio, and Donatella Sciuto. A Design Methodology for Dynamic Reconfiguration: The Caronte Architecture. In The 12th Reconfigurable Architectures Workshop (RAW 2005), 2005.
6. John Williams and Neil Bergmann. Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip. In Toomas P. Plaks, editor, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. CSREA Press, 2004.
7. Arcturus Networks Inc. μclinux, Embedded Linux/Microcontroller Project. In www.uclinux.org.
8. D. T. Hoang. Searching genetic databases on splash 2. pages 185-191. Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, D.A. Buell and K.L. Pocek, 1993.
9. D. A. Buell. A splash 2 tutorial. technical report src-tr-92-087. Supercomputing Research Center, December 1992.
10. D. T. Hoang. Searching genetic databases on splash2. pages 185-191. Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, D.A. Buell and K.L. Pocek, 1993.
11. D. Ross, O. Vellacott, and M. Turner. An fpga-based hardware accelerator for image processing. pages 299-306. More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, W. Moore and W. Luk, 1993.
12. P. Lysaught, J. Stockwood, J. Law, and D. Girma. Artificial neural network implementation on a fine-grainde FPGA. R. Hartenstein and M.Z. Servit, 1994.
13. P.C. French and R.W.Taylor. A self-reconfiguring processor. pages 50-59. Proceedings of IEEE Workshop on FPGAs for Custom Computing Machine, D.A. Buell and K.L. Pocek, 1993.
14. Edson L. Horta, John W. Lockwood, and David Parlour. Dynamic hardware plugins in an fpga with partial run-time reconfigurtion. pages 844-848, 1993.
15. S. Tapp. Configuration quick start guidelines. XAPP151, July 2003.
16. Edson Horta and John W. Lockwood. Parbit: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fpgas). Washington University, Department of Computer Science, Technical Report WUCS-01-13, July 2001.
17. David E. Taylor, John W. Lockwood, and Sarang Dharmapurikar. Generalized rad module interface specification of the field programmable port extender (fpx). Washington University, Department of Computer Science. Version 2.0, Technical Report, January 2000.
18. B. Blodget, S. McMillan, and P. Lysaght. A lightweight approach for embedded reconfiguration of fpgas. 1991.
19. G. Brebner. A virtual hardware operating system for the xilinix xc6200. pages 327-336. IEEE Symposium on Field Programmable Logic and Applications, 1996.
20. J. Case, N. Gupta, L.J. Mitta, and D. Ridgeway. Design methodologies for core-based FPGA design. Xilinx Inc., 1997.
21. S. Guccione and D.Levi. Run-time parameterizable cores. pages 215-222. IEEE Symposium on Filed Programmable Logic and Application, 1999.
22. Xilinx Inc. Embedded Development Kit EDK 6.2i. Xilinx Inc., 2004.
23. R. Maestra, F.J. Kurdahi, M. Fernandez, R. Hermida, N. Bagherzadeh, and H. Singh. A framework for reconfigurable computing: Task scheduling and context management. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 9(6):858-873, December 2001.