On the extreme parallelism inside next-generation network processors

Proceedings - IEEE INFOCOM

Volumn , Issue , 2007, Pages 1379-1387

  Shi, Lei ^a   Zhang, Yue ^a   Yu, Jianming ^a   Xu, Bo ^a   Liu, Bin ^a   Li, Jun ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Load balancing; Network processor; Parallelism

Indexed keywords

COMPUTER SIMULATION; PROGRAM PROCESSORS; RESOURCE ALLOCATION; SCHEDULING; TELECOMMUNICATION TRAFFIC;

NETWORK PROCESSORS (NP); PARALLELED PROCESSING-ENGINE CLUSTER (PPC); PARALLELISM;

NETWORK ARCHITECTURE;

EID: 34548355189     PISSN: 0743166X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INFCOM.2007.163     Document Type: Conference Paper

References (30)

1. C. Liu, L. Shi, et al., "Utility-based Bandwidth Allocation for Triple-play Services," in Proc. European Conference on Universal Multiservice Networks, 2007.
2. Y. Chawathe, S. Ratnasamy, et al., "Making Gnutella-like P2P Systems Scalable," in .Proc. ACMSIGCOMM, 2003.
3. Cisco Systems, Inc., Silicon Packet Processor, http://www.cisco.com/.
4. Bay Microsystems, Chesapeake, http://www.baymicrosystems.com/.
5. Xelerated, Inc., X10q, http://www.xel erated.com.
6. EZchip Technologies Ltd.. NP-1. http://www.ezchip.com/.
7. Intel Corp., Intel IXP2800 Network Processor, http://developer.intel.com /design/network/products/npfamily/ixp2800.htm.
8. L. Thiele, S. Chakraborty, et al., "Design Space Exploration of Network Processor Architectures," in Proc. 1st Network Processor Workshop (NP-1) in Conjunction with HPCAS, 2002.
9. M. Gries, C. Kulkarni, et al., "Exploring Trade-offs in Performance and Programmability of Processing Element Topologies for Network Processors," in Proc. 2nd Network Processor Workshop (NP-2) in Conjunction with HPCA-9, 2003.
10. H. Liu, "A Trace Driven Study of Packet Level Parallelism," in Proc. IEEE ICC, 2002.
11. N. Weng and T. Wolf, "Pipelining vs. Multiprocessors - Choosing the Right Network Processor System Topology," in Proc. ANCHOR 2004 in Conjunction with ISCA 2004, 2004.
12. Intel IXP2XXX Product Line Architecture Tool, User Guide, Rev. 002, July 2005.
13. B. Xu, X. Zhou, et al., "Recursive Shift Indexing: A Fast Multi-Pattern String Matching Algorithm," in Proc. 4th International Conference on Applied Cryptography and Network Security, 2006.
14. Y. Luo, J. Yu, et al., "Low Power Network Processor Design Using Clock Gating," in Proc. IEEE/ACM DAC, 2005.
15. V. Paxson, "End-to-end Internet packet dynamics," IEEE/ACM Trans. Networking, vol. 7, no. 3, pp. 277-292, June 1999.
16. J. Cuo, J. Yao, et al., "An Efficient Packet Scheduling Algorithm in Network Processors," in Proc. IEEEINFOCOM, 2005.
17. L. Kencl and J.-Y. L. Boudec, "Adaptive Load Sharing for Network Processors," in Proc. IEEE INFOCOM, 2002.
18. W. Shi, M. H. MacGregor, et al., "Load Balancing for Parallel Forwarding," IEEE/A CM Trans. Networking, vol. 13, no. 4, pp. 790-801, Aug. 2005.
19. G. Dittmann and A. Herkersdorf, "Network Processor Load Balancing for High-Speed Links," in Proc. SPECTS, 2002.
20. Z. Cao, Z. Wang, et al., "Performance of Hashing-Based Schemes for Internet Load Balancing," in Proc. IEEE INFOCOM, 2000.
21. Tsinghua Egress Traces from DragonLab, http://dragonlab.ora/.
22. L. Carter and M. Wegman, "Universal Classes of Hashing Functions," J. Computer and System Sciences, vol. 18, no. 2, pp. 143-154, 1979.
23. M. Shreedhar and G. Varghese, "Efficient Fair Queuing Using Deficit Round-Robin," IEEE/ACM Trans. Networking, vol. 4, no. 3, pp. 375-385, 1996.
24. H. Adiseshu, G. Parulkar, et al., "A Reliable and Scalable Striping Protocol," in Proc. ACM SIGCOMM, 1996.
25. F. Sabrina and S. Jha, "Scheduling Resources in Programmable and Active Networks based on Adaptive Estimations," in Proc. IEEE LCN, 2003.
26. T. Wolf, P. Pappu, et al., "Predictive Scheduling of Network Processors," Computer Networks, vol. 41, no. 5, pp. 601-621, April 2003.
27. CACTI 4.2. http://quid.hpl.hp.com9081/cacli/.
28. R. W. Wolff, Stochastic Modeling and the Theory of Queues. Prentice Hall, Oct. 1989.
29. Abilene-III Traces fromNLANR, bttp://pma.nlanr.net/special/ipls/3. html.
30. J.-Y. L. Boudec and P. Thiran, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer-Verlag, New York, 2001.